GATEFLIX

DIGITAL CIRCUITS

For

ELECTRICAL ENGINEERING
INSTRUMENTATION ENGINEERING
ELECTRONICS & COMMUNICATION ENGINEERING

DIGITAL CIRCUITS

SYLLABUS

ELECTRONICS & COMMUNICATION ENGINEERING

Boolean algebra, minimization of Boolean functions; logic gates; digital IC families (DTL, TTL, ECL, MOS, CMOS). Combinatorial circuits: arithmetic circuits, code converters, multiplexers, decoders, PROMs and PLAs. Sequential circuits: latches and flip-flops, counters and shift-registers. Sample and hold circuits, ADCs, DACs. Semiconductor memories. Microprocessor(8085): architecture, programming, memory & I/O interfacing.

ELECTRICAL ENGINEERING

Combinational and sequential logic circuits; multiplexer; A/D and D/A converters; 8-bit microprocessor basics, architecture, programming and interfacing.

INSTRUMENTATION ENGINEERING

Combinational logic circuits, minimization of Boolean functions. IC families, TTL, MOS and CMOS. Arithmetic circuits. Comparators, Schmitt trigger, timers and mono-stable multi-vibrator. Sequential circuits, flip-flops, counters, shift registers. Multiplexer, S/H circuit .Analog-to-Digital and Digital-to-Analog converters. Basics of number system. Microprocessor applications, memory & input-output interfacing, Microcontrollers.

ANALYSIS OF GATE PAPERS

	ELECTRONICS			ELECTRICAL			INSTRUMENTATION		
Exam Year	1 Mark Ques.	2 Mark Ques.	Total	1 Mark Ques.	2 Mark Ques.	Total	1 Mark Ques.	2 Mark Ques.	Total
2003	5	7	19	2	5	12	5	9	23
2004	6	7	20	2	4	10	4	7	18
2005	2	5	12	2	4	10	3	7	17
2006	-	6	12	-	5	10	1	9	19
2007	2	7	16	1	1	3	1	11	23
2008	-	8	16	-	3	6	2	8	18
2009	1	6	13	2	1	4	4	4	12
2010	2	2	6	-	4	8	2	3	8
2011	3	2	7	1	2	5	4	4	12
2012	4	1	6	2	1	4	3	1	5
2013	1	2	5	1	2	5	1	2	5
2014 Set-1	2	3	8	1	2	5	1	4	9
2014 Set-2	3	2	7	1	3	7	-	-	-
2014 Set-3	2	3	8	2	3	8	-	-	-
2014 Set-4	2	2	6	-	-	-	-	-	-
2015 Set-1	2	3	8	1	3	7	3	2	7
2015 Set-2	2	3	8	1	2	5	-	-	-
2015 Set-3	2	3	8	-	-	-	-	-	-
2016 Set-1	1	2	5	2	2	6	2	4	10
2016 Set-2	3	2	7	1	1	3	-	-	-
2016 Set-3	2	3	8	-	-	-	-	-	-
2017 Set-1	3	4	11	1	2	5	2	2	6
2017 Set-2	3	4	11	1	1	3	-	-	-
2018	3	4	11	1	3	7	3	3	9

CONTENTS

1 NUMBER SYSTEMS

1.1 INTRODUCTION

Whenever we use numbers in an everyday way we use certain conventions. For example we all understand that the number 1234 is a combination of symbols which means one thousand, two hundreds, three tens and four units. We also accept that the symbols are chosen from a set of ten symbols: 0, 1, 2, 3, 4, 5, 6, 7, 8 and 9. This is the decimal number system; it is part of the language of dealing with quantity.

A number has a base or radix. These terms both mean: how symbols or digits are used to express a number. A base 10 number has ten symbols; the base 10 number system is the decimal number system. Sometimes the base of a number is shown as a subscript: $(1234)_{10}$. Here the 10 is a subscript which indicates that the number is a base 10 number.

Note:

- In a number system, the digit (number) used cannot be equal to or greater than its base number. E.g. In base 10, the largest number that is used is 10-1=9.
- When we count in Base Ten, we count starting with zero and going up to nine in order 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 …Once we reach the last symbol, we create a new placement in front of the first and count that up. 8, 9, 10, 11, 12…19, 20… This continues when we run out of symbols for that placement. So, after 99, we go to 100.

1.1.1 POSITIONAL NUMBER SYSTEM

Positional numbering system uses a set of symbols. The value that each symbol represents, however, depends on its face value and its place value, the value associated with the position it occupies in the number. In other words, we have the following.

$$\text{Symbol value} = \text{Face value} \times \text{Place value}$$

e.g The symbol value of 2 in $(26)_{10}$ is $2 \times 10 = 20$

1.2 BINARY NUMBER SYSTEM

The binary number system is a numbering system that represents numeric values using two unique digits (0 and 1). This is also known as the base-2 number system. A number in binary form can be written as $(1011)_2$. In this representation, the first digit '1' is called most significant bit (MSB) & the last bit '1' is called least significant bit (LSB).

1.2.1 DECIMAL TO BINARY CONVERSION

1) For numbers greater than 1

- Write the decimal number as the dividend. Write the base of the destination system (in our case, "2" for binary) as the divisor on the left side.
- Write the integer answer (quotient) under the dividend, and write the remainder (0 or 1) to the right of the quotient.
- Continue downwards, dividing each new quotient by two and writing the remainders to the right of each dividend. Stop when the quotient is 0.
- Starting with the bottom remainder, read the sequence of remainders upwards to the top.

Example: Convert $(156)_{10}$ to binary (base-2).

Base	Quotient	Remainder
2	156	
2	78	0
2	39	0
2	19	1
2	9	1
2	4	1
2	2	0
2	1	0
2	0	1
2		

Writing the remainders from bottom to top 10011100 we get
$(156)_{10} = (10011100)_2$

Note: This method can be modified to convert from decimal to any base. The divisor is 2 because the desired destination is base 2 (binary). If the desired destination is a different base, replace the 2 in the method with the desired base. For example, if the desired destination is base 9, replace the 2 with 9. The final result will then be in the desired base.

2) For the numbers less than 1

- Multiply the decimal number by 2. The integer part of the result is kept aside as a carry.
- Again multiply the fraction part of the result until we get only integer part in the result (no fraction part).

Example: Convert $(0.75)_{10}$ into its binary equivalent.

Multiplication	Carry
0.125 × 2 = 0.25	0
0.25 × 2 = 0.5	0
0.5 × 2 = 1.0	1

Writing carry from top to bottom, we get $(0.75)_{10} = (.001)_2$.

1.2.2 BINARY TO DECIMAL CONVERSION

- Define a variable n whose value whose value 0, 1, 2, 3... on the left side of decimal point &$-1, -2, -3, -4$... on the right side of decimal point.
- Multiply each binary digit with 2^n by taking corresponding value of n & add all the multiplications.

Example: Convert $(10011100.001)_2$ to its decimal equivalent.

Solution:
10011100.001
n = 7 6 5 4 3 2 1 0 -1 -2 -3
Now,
$(10011100.001)_2 = 1\times2^7 + 0\times2^6 + 0\times2^5 + 1\times2^4 + 1\times2^3$
$+1\times2^2 + 0\times2^1 + 0\times2^0 + 0\times2^{-1} + 0\times2^{-2} + 1\times2^{-3} = (156.125)_{10}$

1.2.3 BINARY ADDITION

Rules for Binary Addition:.

1) 0+0=0
2) 0+1=1
3) 1+0=1
4) 1+1=10 (=decimal 2) first '1' will go as a carry
5) 1+1+1=11 (=decimal 3) first '1' will go as a carry

Example: Add $(1101)_2 + (0101)_2$

Solution:

$$\begin{array}{r} 1\ 1 \\ 1101 \\ +0101 \\ \hline 10010 \end{array}$$

$\therefore (1101)_2 + (0101)_2 = (10010)_2$

1.2.4 BINARY SUBTRACTION

Rules for Binary Subtraction:

1) 0-0=0
2) 0-1=1 (It is not possible to subtract 1 from 0 hence we take a borrow equal to the base of number system (for binary it is 2)).
3) 1-0=1
4) 1-0=0

Example: Subtract $(1100)_2 - (0011)_2$.

$$\begin{array}{r} 22 \\ 1100 \\ -0011 \\ \hline 1001 \end{array}$$

$\therefore (1100)_2 - (0011)_2 = (1001)_2$

1.2.5 BINARY MULTIPLICATION

Rules for Binary Multiplication:

1) 0×0=0
2) 0×1=0
3) 1×0=0
4) 1×1=1

Example: Multiply $(1100)_2 \times (101)_2$.

Solution:

$$\begin{array}{r} 1100 \\ \times 101 \\ \hline 1100 \\ +\ 00000 \\ +\ 110000 \\ \hline 111100 \end{array}$$

$\therefore (1100)_2 \times (101)_2 = (111100)_2$

1.2.6 BINARY DIVISION

Binary division is the repeated process of subtraction, just as in decimal division.

Example: Perform $(1100)_2 \div (100)_2$.

$$\begin{array}{r} \overline{100)1100\ (1} \\ -100 \\ \hline 0100 (1 \\ -100 \\ \hline 0000 \end{array}$$

$\therefore (1100)_2 \div (100)_2 = (11)_2$

1.2.7 BINARY EQUIVALENTS

1) 1 Nybble (or nibble)=4 bits
2) 1 Byte=2 nybbles =8 bits
3) 1 Kilobyte (KB)=1024 bytes
4) 1Megabyte(MB)=1024kilobytes= 1,048,576 bytes
5) 1 Gigabyte (GB) =1024 megabytes= 1,073,741,824 bytes

1.3 OCTAL NUMBER SYSTEM

Octal is another number system with fewer symbols to use than our conventional number system. Octal is fancy for Base Eight meaning eight symbols are used to represent all the quantities. They are 0, 1, 2, 3, 4, 5, 6, and 7.
When we count up one from the 7, we need a new placement to represent what we call 8 since an 8 doesn't exist in Octal. So, after 7 is 10. A number can be represented in Octal as $(526)_8$.

1.3.1 DECIMAL TO OCTAL CONVERSION

The procedure to convert decimal to octal is exactly same as to convert decimal to binary.

Example: Convert $(63.625)_8$ into decimal.

Base	Quotient	Remainder
8	63	
8	7	7
	0	7

Writing the remainder from bottom to top, the octal conversion of $(63)_{10}$ is $(77)_8$.

Multiplication	Carry
0.625 × 8 = 5.0	5

$\therefore (63.625)_{10} = (77.5)_8$

1.3.2 OCTAL TO DECIMAL CONVERSION

The procedure to convert octal to decimal is exactly same as to convert binary to decimal.

Example: Convert $(77.5)_8$ to decimal.

77.5

N = 10-1

Now,

$(77.5)_8 = 7\times8^1 + 7\times8^0 + 5\times8^{-1}$

$= (63.625)_{10}$

1.3.3 OCTAL TO BINARY CONVERSION

An octal number can be converted into binary by representing each octal digit into its bit binary equivalent.

Example: Convert $(24.53)_8$ into binary.

Solution:

2 4 . 5 3

[↓ ↓]

010 100 101 011

$\therefore (24.53)_8 = (010100.101011)_2$

Note: A binary number can be converted into octal by grouping 3 binary bits & converting each group into its octal equivalent.

Example: Convert $(10001.0101)_2$ into octal.

010 001 . 010 100

] ↓ ↓ [

2 1 . 2 4

$\therefore (10001.0101)_2 = (21.24)_8$

1.3.4 OCTAL ADDITION

The addition of octal numbers is not difficult provided you remember that anytime the sum of two digits exceeds 7, a carry is produced.

Example: Perform

i) $(5)_8 + (1)_8$

ii) $(5)_8 + (6)_8$

iii) $(23)_8 + (11)_8$

iv) $(23)_8 + (64)_8$

Solution:

i)

$$\begin{array}{r} 5 \\ +1 \\ \hline 6 \end{array}$$

$\therefore (5)_8 + (1)_8 = (6)_8$

ii)

$$\begin{array}{r} 5 \\ +6 \\ \hline 11 \end{array}$$

As we cannot represent a number greater than 8, 11 is not a valid octal number.

$11 = 1(\text{carry})\times8(\text{base}) + 3$

Hence 1 will go to carry & the addition will be 13i.e. $(5)_8 + (6)_8 = (13)_8$

iii)

$$\begin{array}{r} 23 \\ +11 \\ \hline 34 \end{array}$$

$\therefore (23)_8 + (11)_8 = (34)_8$

iv)

$$\begin{array}{r} 23 \\ +64 \\ \hline 107 \end{array}$$

Here, $6+2=8$ is not a valid octal number.

$8 = 1\times8+0$ hence 1 will go to carry.

1.3.5 OCTAL SUBTRACTION

The subtraction in octal follow the same rules as in case of decimal. The only difference is that when we are subtracting a larger number from a smaller one, we have to take 8 as borrow instead of 10 as in case of decimal number system.

Example: Perform $(46)_8 - (7)_8$.

Solution:

$8+6=14$

$$\begin{array}{r} 3\ 14 \\ \not{4}\ \not{6} \\ -\ \ 7 \\ \hline 3\ \ 7 \end{array}$$

In the octal example $(7)_8$ cannot be subtracted from $(6)_8$, so you must borrow from the 4. Reduce the 4 by 1 and add base (i.e.8) to the $(6)_8$. By subtracting $(7)_8$ from 14 you get a difference of $(7)_8$. Write this number in the difference line and bring down the 3.

$\therefore (46)_8 - (7)_8 = (37)_8$

1.4 HEXADECIMAL NUMBER SYSTEM

The hexadecimal system is Base Sixteen. As its base implies, this number system uses sixteen symbols to represent numbers. Unlike binary and octal, hexadecimal has six additional symbols that it uses beyond the conventional ones found in decimal. But what comes after 9? 10 is not a single digit but two... Fortunately, the convention is that once additional symbols are needed beyond the normal ten, letters are to be used. So, in hexadecimal, the total list of symbols to use is 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F.

1.4.1 DECIMAL TO HEXADECIMAL CONVERSION

The procedure to convert decimal to hexadecimal is exactly same as to convert decimal to binary only we have replace base 2 with 16.

Example: Convert $(55.03125)_{10}$ to its hexadecimal equivalent.

Solution:

Base	Quotient	Remainder
16	55	
16	3	7
	0	3

Writing remainders from bottom to top we get,

$(55)_{10} = (37)_{16}$

Now,

Multiplication	carry
0.03125×16=0.5	0
0.5×16=8	8

Writing carry from top to bottom we get,

$(0.03125)_{10} = (0.08)_{16}$

$\therefore (55.03125)_{10} = (37.08)_{16}$

1.4.2 HEXADECIMAL TO DECIMAL CONVERSION

Like binary to decimal conversion here also define a variable n & conversion can be done by following same procedure.

Example: Convert $(A6)_{16}$ to decimal.

Solution:

A 6

n = 1 0

Now,

$(A6)_{16} = 10\times16^1 + 6\times16^0 = (166)_{10}$

1.4.3 HEXADECIMAL TO BINARY CONVERSION

A number in base 16 can be converted into base 2 by representing each hexadecimal bit into its 4 bit binary equivalent.

Example: Convert $(2FD.B61)_{16}$ into binary.

Solution:



$\therefore (2FD.B61)_{16} = (001011111101101101100001)_2$

1.4.4 HEXADECIMAL ADDITION

While adding two hexadecimal numbers if the result exceeds 15, a carry is generated.

Example: Perform

i) $(5)_{16} + (1)_{16}$

ii) $(5)_{16} + (6)_{16}$

iii) $(A)_{16} + (F)_{16}$

iv) $(CC)_{16} + (58)_{16}$

Solution:

i)
$$\begin{array}{r} 5 \\ +1 \\ \hline 6 \end{array}$$

ii)
$$\begin{array}{r} 5 \\ +6 \\ \hline B \end{array}$$

iii)
$$\begin{array}{r} A \\ +F \\ \hline 19 \end{array}$$

Here $A(10) + F(15) = 25$ this is not a valid hexadecimal number.

As $25 = 1(\text{carry}) \times 16(\text{base}) + 9$

$\therefore (A)_{16} + (F)_{16} = (19)_{16}$

iv)

$$\begin{array}{r} 1 \\ CC \\ +_1\ 58 \\ \hline 124 \end{array}$$

$C + 8 = 20 = 1(\text{carry}) \times 16(\text{base}) + 4$

$C + 5 + 1 = 18 = 1(\text{carry}) \times 16(\text{base}) + 2$

1.4.5 HEXADECIMAL SUBTRACTION

The subtraction in hexadecimal follows the same rules as in case of decimal. The only difference is that when we are subtracting a larger number from a smaller one, we have to take 16 as borrow instead of 10 as in case of decimal number system.

Example: Perform $(46)_{16} - (D)_{16}$.

Solution:

$16 + 6 = 22$

$$\begin{array}{r} 3\ 22 \\ \not{4}\ \not{6} \\ -\ \ D \\ \hline 3\ \ 9 \end{array}$$

In the octal example $(D)_{16}$ cannot be subtracted from $(6)_{16}$, so we must borrow from the 4. Reduce the 4 by 1 and add base (i.e. 16) to the $(6)_{16}$. By subtracting $(D)_{16}$ from 22 we get a difference of $(9)_{16}$. Write this number in the difference line and bring down the 3.

$\therefore (46)_{16} - (D)_{16} = (39)_{16}$

Note:

- Multiplication & Division in Octal & Hexadecimal is exactly same as in case of decimal. The only thing which is to keep in mind that the result should not contain any invalid octal or hexadecimal.
- To convert a base-4 number into binary simply represent each digit with its 2 bit binary equivalent.
- All arithmetic operations on all other base systems like base-5, base-7 and base-9 will be carried out by following the same proceed

1.4.6 CONVERSION TABLE

Decimal	Hexadecimal	Base4	Octal	Binary
0	0	0	0	0
1	1	1	1	1
2	2	2	2	10
3	3	3	3	11
4	4	10	4	100
5	5	11	5	101
6	6	12	6	110
7	7	13	7	111
8	8	20	10	1000
9	9	21	11	1001
10	A	22	12	1010
11	B	23	13	1011
12	C	30	14	1100
13	D	31	15	1101
14	E	32	16	1110
15	F	33	17	1111
16	10	100	20	10000
17	11	101	21	10001
18	12	102	22	10010
19	13	103	23	10011
20	14	110	24	10100

1.5 BINARY CODES

In the coding, when numbers, letters or words are represented by a specific group of symbols, it is said that the number, letter or word is being encoded. The group of symbols is called as a code. The digital data is represented, stored and transmitted as group of binary bits. This group is also called as binary code. The binary code is represented by the number as well as alphanumeric letter.

1.5.1 CLASSIFICATION OF BINARY CODES

The codes are broadly categorized into following three categories.

1) **Weighted Codes:**
Weighted binary codes are those binary codes which obey the positional weight principle. Each position of the number represents a specific weight. Several systems of the codes are used to

express the decimal digits 0 through 9. In these codes each decimal dig it is represented by a group of four bits.



a) Binary Coded Decimal Code:

In this code each decimal digit is represented by a 4-bit binary number. BCD is a way to express each of the decimal digits with a binary code. In the BCD, with four bits we can represent sixteen numbers (0000 to 1111). But in BCD code only first ten of these are used (0000 to 1001). The remaining six code combinations i.e. 1010 to 1111 are invalid in BCD.

Decimal	BCD	
0	0000	VALID BCD CODES
1	0001	
2	0010	
3	0011	
4	0100	
5	0101	
6	0110	
7	0111	
8	1000	
9	1001	
10	1010	INVALID BCD CODES
11	1011	
12	1100	
13	1101	
14	1110	
15	1111	

Example: Convert $(257)_{10}$ into its BCD equivalent.

Solution:

A decimal number can be converted into BCD by representing each decimal digit into its BCD equivalent.

$$\begin{array}{c} 2 \quad 5 \quad 7 \\ [\quad \downarrow \quad] \\ 0010 \;\; 0101 \;\; 0111 \end{array}$$

$$(257)_{10} = (001001010111)_{BCD}$$

Example: Perform 66+99 using BCD addition.

Solution:

$$\begin{array}{rl} 66 = & 0110 \;\; 0110 \\ +99 = & +\; 0110 \;\; 1001 \\ \hline & 1111 \;\; 1111 \end{array}$$

1111 is an invalid BCD code. To convert it into

$$\begin{array}{l} 1111 \;\; 11 \\ 1111 \;\; 1111 \\ +0110 \;\; 0110 \\ \hline 1\;0110 \;\; 0101 \\ ] \quad \downarrow \quad [\\ 1\;6\;5 \end{array}$$

Valid BCD code add 0110

$\therefore 66+99=165$

2) Non-Weighted Codes:

In this type of binary codes, the positional weights are not assigned. The examples of non-weighted codes are Excess-3 code & Gray code.

a) Excess-3 Code:

The Excess-3 code is also called as XS-3 code. It is non-weighted code used to express decimal numbers. The Excess-3 code words are derived from the 8421 BCD code words adding $(0011)_2$ or $(3)_{10}$ to each code word in 8421. The excess-3 codes are obtained as follows.

Decimal	BCD	Excess-3 (BCD+0011)
0	0	11
1	1	100
2	10	101
3	11	110
4	100	111
5	101	1000
6	110	1001
7	111	1010
8	1000	1011
9	1001	1100

Excess-3 code is also known as **self-complimenting** code or **reflective code**, as compliment of any number between 0 & 9 is available within these

10 numbers. For example complement of 9 (1100) is 0011.

b) Gray Code: It has a very special feature that has only one bit will change, each time the decimal number is incremented as shown in the table. As only one bit changes at a time, the gray code is called as a **unit distance code**. The gray code is a cyclic code.

Decimal	Binary	Gray Code
0	0	0
1	1	1
2	10	11
3	11	10
4	100	110
5	101	111
6	110	101
7	111	100
8	1000	1100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000

Note: Gray code cannot be used for arithmetic operation.

1.6 COMPLEMENTS

Complements are used to simplify the subtraction operation for logical manipulation. Consider 'r' is the base of a number, then there exist 2 types of complement.

1) r's complement
2) (r-1)'s complement
E.g. for binary number system there are two complements 2's(r's) & 1's((r-1)'s) complement.

Number System	Binary	Octal	Decimal	Hexadecimal
Base (r)	r=2	r=8	r=10	r=16
(r-1)'s complement	1's	7's	9's	15's
r's complement	2's	8's	10's	16's

Note:

- (r-1)'s complement of any number in any number system can be calculated by subtracting each digit in the number from the largest number in the number system.
- r's complement is then calculated by adding to the (r-1)'s complement of the number.

Example:
Calculate 9's & 10's complement of $(56)_{10}$.

Solution: The largest number in base 10 is

$$\begin{array}{l} 9\ 9 \\ -5\ 6 \\ \hline 9\ \ 4\ 3 \quad -9\text{'s complement} \\ +\ \ 1 \\ \hline 4\ 4 \quad -10\text{'s complement} \end{array}$$

Example: Calculate 1's & 2's complement of $(1001101)_2$.

Solution: The largest number in base 2 is 1

$$\begin{array}{l} 1\ 1\ 1\ 1\ 1\ 1\ 1 \\ -1\ 0\ 0\ 1\ 1\ 0\ 1 \\ \hline 0\ 1\ 1\ 0\ 0\ 1\ 0 \quad 1\text{'s complement} \\ +\qquad\qquad 1 \\ \hline 0\ 1\ 1\ 0\ 0\ 1\ 1 \quad 2\text{'s complement} \end{array}$$

1.6.1 NUMBER REPRESENTATION

1) Signed Magnitude:

It is also called "sign-magnitude" or "sign and magnitude" representation. In the first approach, the problem of representing a number's sign can be to allocate one sign bit to represent the sign: set that bit (often the most significant bit) to 0 for a positive number, and set to 1 for a negative number. The remaining bits in the number indicate the magnitude (or absolute value).

Hence in 4 bits with only 3 bits (apart from the sign bit), the magnitude can range from 000 (0) to 111 (7). Thus we can represent numbers from $(-7)_{10}$ to $(+7)_{10}$ once we add the sign bit (the 4th bit).

Note:

- With n bits we can represent from $-\left(2^{n-1}-1\right)$ to $+\left(2^{n-1}-1\right)$.
- A consequence of this representation is that there are two ways to represent zero, '0'000 (0) and '1'000 (−0).

Example: Represent $-(43)_{10}$ in an eight-bit signed magnitude.

Solution:

$+(43)_{10}=101011$

Its seven bit representation will be 0101011

Now using signed magnitude representation,

$-(43)_{10}$ = '1'0101011.

2) 1's Complement:

Positive numbers are represented as they are (simple binary) with '0' before it. To get a negative number, write the positive number in binary & find its 1's complement.

Example Represent i) $+(7)_{10}$ & $-(7)_{10}$

ii) $-(8)_{10}$ in 1's complement form.

Solution:

i) $(7)_{10}=111$

$+(7)_{10}=$ '0'111

Now to represent $-(7)_{10}$ take 1's complement of '0'111

$\therefore \quad -(7)_{10}=1000$

Note: If we are to represent $+(7)_{10}$ & $-(7)_{10}$ in 6 bits then simply add 2 '0' for +ve number & 2 '1' for –ve number.

$+(7)_{10}=000111$

$-(7)_{10}=111000$

ii)

$+(8)_{10}$ ='0'1000

Now to represent $-(8)_{10}$ take 1's complement of 01000

$\therefore \quad -(8)_{10}=10111$

Note:

- Using 4 bits (including sign bit) we can Represent numbers from $-(7)_{10}$ to $+(7)_{10}$
- Hence using n bits we can represent numbers from $-\left(2^{n-1}-1\right)$ to $+\left(2^{n-1}-1\right)$.
- A consequence of this representation is that there are two ways to represent zero, '0'000 (0) and '1'111 (−0).

3) 2's Complement:

Positive numbers are represented as they are (simple binary) with '0' before it. To get a negative number, write the positive number in binary with 0 before it & find its 2's complement.

Example: Represent i) $+(7)_{10}$ & $-(7)_{10}$

ii) $-(8)_{10}$ in 2's complement form.

Solution:

i) $(7)_{10}=111$

$+(7)_{10}=$ '0'111

Now to represent $-(7)_{10}$ take 2's complement of '0'111

$\therefore \quad -(7)_{10}=1001$

Note: If we are to represent $+(7)_{10}$ & $-(7)_{10}$ in 6 bits then simply add 2 '0' for +ve number & 2 '1' for –ve number.

$+(7)_{10}=000111$

$-(7)_{10}=111001$

ii) $+(8)_{10}$ ='0'1000

Now to represent $-(8)_{10}$ take 2's complement of 01000

$\therefore \quad -(8)_{10}=11000$

Note:

- $-(8)_{10}$ can also be represented in 4 bit 2's complement for by removing 1st '1'

as in the starting repeated 1s have no significance.

- Using 4 bits (including sign bit) we can represent numbers from $-(8)_{10}$ to $+(7)_{10}$.
- Hence using n bits we can represent numbers from $-\left(2^{n-1}\right)$ to $+\left(2^{n-1}-1\right)$

Decimal	Signed magnitude	1's complement	2's complement
0	0	0	0
1	1	1	111
2	10	10	10
3	11	11	11
4	100	100	100
5	101	101	101
6	110	110	110
7	111	111	111
8	N/A	N/A	N/A
−0	1000	1111	0
−1	1001	1110	1111
−2	1010	1101	1110
−3	1011	1100	1101
−4	1100	1011	1100
−5	1101	1010	1011
−6	1110	1001	1010
−7	1111	1000	1001
−8	N/A	N/A	1000

1.6.2 SUBTRACTION USING 2's COMPLEMENTS

Earlier we have discussed binary subtraction but if a greater number is subtracted from a smaller one the subtraction can be performed using 2's complement method.

Example: Add +7 and −2 using 2's complement.

Solution:

+7 = 0111

+2 = 0010

−2 = 1110

Now,

$$\begin{array}{rr} 7 & 0111 \\ -2 & +1110 \\ \hline 5 & \boxed{1}\,0101 \end{array}$$

Discard the extra carry to give 0101 = 5

Note:

- Always discard the carry generated after subtraction.
- The result of subtraction is always in 2's complement form. $+7-2=+5$ & $+5$ is represented in 2's complement form as 0101.

Example: Add $-5+(-4)$

Solution:

+5 = 00101

−5 =11011

+4 = 00100

−4 =11100

Now,

$$\begin{array}{rr} -5 & 11011 \\ -4 & +11100 \\ \hline -9 & \boxed{1}\,10111 \end{array}$$

110111=10111 when we discard the carry.10111 is negative, as indicated by the leading 1. Flip the bits to get 01000. Add 1 to get 01001. The result is 9. Since it is negative, we really have −9.

GATE QUESTIONS(EC)

Q.1 The 2's complement representation of -17 is

a)101110 b)101111
c) 111110 d) 110001

[GATE -2001]

Q.2 4-bit 2's complement representation of a decimal number is 1000. The number is

a) +8 b) 0
c) -7 d) -8

[GATE -2002]

Q.3 The range of signed decimal numbers that can be represented by 6-bit 1's complement number is

a) $-31 \text{to} +31$ b) $-63 \text{to} +63$
c) $-64 \text{to} +63$ d) $-32 \text{to} +31$

[GATE -2004]

Q.4 11001, 1001 and 111001 correspond to the 2's complement representation of which one of the following sets of number?

a) 25, 9 and 57 respectively
b) -6,-6 and -6 respectively
c) -7,-7 and -7 respectively
d) -25,-9 and -57 respectively

[GATE -2004]

Q.5 Decimal 43 in Hexadecimal and BCD number system is respectively

a)B2,0100 0011 b)2B,0100 0011
c)2B,0011 0100 d)B2,0100 0100

[GATE -2005]

Q.6 A new Binary coded Pentary (BCP) number system is proposed in which every digit of a base -5 number is represented by its corresponding 3-bit binary code. For example, the base -5 number 24 will be represented by its BCP code 010100. In this numbering system, the BCP code 100010011001 corresponds to the following number in base -5 system

a) 423 b) 1324
c) 2201 d) 4231

[GATE -2006]

Q.7 X=01110 and Y =11001 are two 5 – bit binary numbers represented in two's complement format .The sum of X and Y represented in two's complement format using 6 bits is

a) 100111 b) 001000
c) 000111 d) 101001

[GATE -2007]

Q.8 The two numbers represented in signed 2's complement form are P=11101101 and Q=11100110. If Q is subtracted from P, the value obtained in signed 2's complement form is

a)100000111 b)00000111
c) 11111001 d) 111111001

[GATE -2008]

Q.9 The number of bytes required to represent the decimal number 1856357 in packed BCD (Binary Coded Decimal) form is _____.

[GATE-2014]

ANSWER KEY:

1	2	3	4	5	6	7	8	9
(b)	(d)	(a)	(c)	(b)	(d)	(c)	(b)	4

EXPLANATIONS

Q.1 **(b)**

17 = 010001

-17 = 101111 (2s'complement)

Q.2 **(d)**

1000

MSB is 1 so, -ve number Take 2'scomplement for magnitude 0111

$\underline{1=8}$

$1000=-8$

Q.3 **(a)**

Range $=-\left(2^{n-1}-1\right)\text{to}+\left(2^{n-1}-1\right)$

$=-\left(2^{6-1}-1\right)\text{to}+\left(2^{6-1}-1\right)$

$=-31\text{ to}+31$

Q.4 **(c)**

$11001\rightarrow 00111(+7)$

$1001\rightarrow 0111(+7)$

$111001\rightarrow 000111(+7)$

∴ Numbers given in question in 2's complement correspond to -7

Q.5 **(b)**

$\therefore (43)_{d}=(2B)_{H}=(01000011)_{BCD}$

Q.6 **(d)**

$100010011001\rightarrow 4231$

Q.7 **(c)**

$X=01110$

$Y=11001$

$X+Y=00111$

Carry is discarded in the addition of numbers represented in 2's complement form. X+Y in 6 bits is 000111.

Q.8 **(b)**

Q Signed 2's complement of

$P=11101101$

$\therefore$ No. $P=00010011$

Q Signed 2's complement of

$Q=11100110$

$P-Q=P+$ (2's complement of Q)

=00010011

11100110

11111001

2's complement of

$(P-Q)=00000111$

Q.9 **(4)**

In packed BCD (Binary Coded Decimal) typically encoded two decimal digits within a single byte by taking advantage of the fact that four bits are enough to represent the range 0 to 9. So, 1856357 is required 4-bytes to stored these BCD digits.

GATE QUESTIONS(IN)

Q.1 A number N is stored in a 4-bit2's complement representation as

a_3	a_2	a_1	a_0

It is copied into a 6-bit register and a few operations, the final bit pattern is

a_3	a_3	a_2	a_1	a_0	1

The value of this bit pattern in 2's complement representation is given in terms of the original number is N as

a) $32a_3$+2N+1 b) $32a_3$-2N-1
c) 2N-1 d) 2N+1

[GATE-2006]

Q.2 The binary representation of the decimal number 1.375 is,

a) 1.111 b) 1.010
c) 1.011 d) 1.001

[GATE-2009]

Q.3 The base of the number system for the addition operation 24+14=41 to be true is

a) 8 b) 7
c) 6 d) 5

[GATE-2011]

Q.4 The result of $(45)_{10} - (45)_{16}$ expressed in 6-bit 2's complement representation is,

a) 011000 b) 100111
c) 101000 d) 101001

[GATE-2011]

Q.5 The representation of the decimal number (27.625) in base-2 number system is

a) 11011.110
b) 11101.101
c) 11011.101
d) 10111.110

[GATE-2018]

ANSWER KEY:

1	2	3	4	5
(d)	(c)	(b)	(c)	(c)

EXPLANATIONS

Q.1 (d)
It is equal to 2N+1

Q.2 (c)
0.375 ×2 = 0.750
0.750 ×2 = 1.5
0.5 ×2 = 1.0
Hence answer is 1.011

Q.3 (b)
$$\begin{array}{r} 2\ 4 \\ +1\ 4 \\ \hline 4\ 1 \end{array}$$
4+4 gives 1 as sum and 1 as carry.
So, base is 4 + 4 – 1 = 7

Q.4 (c)
$(45)_{10} - (45)_{16} = (-24)_{10} = (101000)_2$
$(24)_{10} = (011000)_2$
$(-24)_{10} = (101000)_2$

Q.5 (c)
$(27.625)_{10} = (?)_2$

→ Integer part

$2|27$
$2|13 - 1$
$2|6 - 1$
$2|3 - 0$
$1 - 1$

$\Rightarrow (27)_{10} = (11011)_2$

→ Fractional part

$0.625 \times 2 = 1.250 \Rightarrow 1$
$0.250 \times 2 = 0.500 \Rightarrow 0$
$0.500 \times 2 = 1.000 \Rightarrow 1$
$0.000 \times 2 = 0.000 \Rightarrow 0$
$\Rightarrow (0.625)_{10} = (0.101)_2$
$\Rightarrow (27.625)_{10} = (11011.101)_2$

2 BOOLEAN ALGEBRA

2.1 INTRODUCTION

Boolean algebra is the subarea of algebra in which the values of the variables are the truth values true and false, usually denoted 1 and 0 respectively. The most obvious way to simplify Boolean expressions is to manipulate them in the same way as normal algebraic expressions are manipulated. With regards to logic relations in digital forms, a set of rules for symbolic manipulation is needed in order to solve for the unknowns.

A set of rules formulated by the English mathematician George Boole describe certain propositions whose outcome would be either true or false. With regard to digital logic, these rules are used to describe circuits whose state can be either, 1 (true) or 0 (false). In order to fully understand this, the relation between AND gate, OR gate and NOT gate operations should be appreciated.

OPERATOR	SYMBOL
NOT	‘ or -
AND	.
OR	+

2.1.1 LAWS & THEOREMS

1. **NOT Theorem:**
   $\overline{0} = 1$
   $\overline{1} = 0$
   $\overline{\overline{A}} = A$
2. **OR Theorem:**
   $0 + 0 = 0$
   $0 + 1 = 1$
   $1 + 0 = 1$
   $1 + 1 = 1$
   $0 + A = A$
   $1 + A = 1$
   $A + A = A$
   $A + \overline{A} = 1$
3. **AND Theorem:**
   $0.0 = 0$
   $0.1 = 0$
   $1.0 = 0$
   $1.1 = 1$
   $0.A = 0$
   $1.A = A$
   $A.A = A$
   $A.\overline{A} = 0$
4. **Commutative Law:**
   $A + B = B + A$
   $AB = BA$
5. **Associative Law:**
   $(A + B) + C = A + (B + C)$
   $(AB)C = A(BC)$
6. **Distributive Law:**
   $A(B + C) = AB + AC$
   $A + (BC) = (A + B)(A + C)$
7. **Redundancy Law:**
   $A + AB = A$
   $A(A + B) = A$
   $A + \overline{A}B = A + B$
   $A\left(\overline{A} + B\right) = AB$
8. **De Morgan's Theorem:**
   $\overline{(A + B)} = \overline{A}\,\overline{B}$
   $\overline{AB} = \overline{A} + \overline{B}$
9. **Consensus Theorem:**
   $AB + \overline{A}C + BC = AB + \overline{A}C$
   $(A + b)\left(\overline{A} + C\right)(B + C) = (A + B)\left(\overline{A} + C\right)$

2.1.2 BOOLEAN FUNCTION

A Boolean (logical) function described by an algebraic expression consists of binary variables, the constants 0 and 1, and the logic operation symbols. For a given value of the binary variables, the function can be equal to either 1 or 0.

As an example, consider the Boolean function

$F = x + y'z$

Here F is function of 3 independent variables x, y, z.

$F = 1$; if $x = 1$ or both $y' = 1 (y = 0)$ and $z = 1$.

$F = 0$; Otherwise

A Boolean function expresses the logical relationship between binary variables and is evaluated by determining the expression for all possible values of the variables.

2.1.3 TRUTH TABLE

A truth table is a means for describing how a logic circuit's output depends on the logic levels present at the circuit's inputs. The table lists all possible combinations of logic levels present at inputs A and B, along with the corresponding output level x. Note that there are 4 table entries for the two-input truth table, 8 entries for a three-input truth table, and 16 entries for the four-input truth table. The number of input combinations will equal 2^n for an n-input truth table.

A	B	X
0	0	1
0	1	0
1	0	0
1	1	0

Example: Write the truth table for logic function $F = x + yz$.

Solution: We know that the function F =1 if x = 1 or y = 1 & z = 1

F = 0 other wise

This information about function F can be show in truth table as

x	y	z	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Example: Write the logical expression for function Y in the given truth table.

B	C	Y
0	0	0
0	1	1
1	0	0
1	1	1

Solution: The function Y = 1 when B = 0 & C = 0 or B = 1 & C = 1

$\therefore\ Y = \overline{B}.C + B.C$

2.1.4 PRINCIPLE OF DUALITY

The duality principle states that every algebraic expression deducible from the theorems of Boolean algebra remains valid if the operators and identity elements are interchanged.

e.g. If $X + Y = Y + X$ then by duality $X.Y = Y.X$

If X + 0 = X then by duality $X.1 = X$

To find dual of any logical expression

1. Interchange the OR and AND operations of the expression.
2. Interchange the 0 and 1 elements of the expression.
3. Do not change the form of the variables.

Example: Find the dual of $F = \overline{x}y + x\overline{y}$.

Solution: Interchanging the OR and AND operations of the expression

$F^D = (\overline{x} + y)(x + \overline{y})$

2.1.5 COMPLEMENT OF A FUNCTION

Complement of a function can be calculated by

1. Interchanging the OR and AND operations of the expression.
2. Interchanging the 0 and 1 elements of the expression.
3. Changing the form of the variables.

Example: Calculate the complement of $F = \overline{x}y + x\overline{y}$.

Solution: complement of $F = \overline{F} = (x + \overline{y})(\overline{x} + y)$

2.1.6 MIN & MAX TERMS

The combinations of independent variables for which the function has value 1 are called **min terms** & the combinations for which the function has value 0 are called **max terms**. Consider a function Y(A,B) whose truth table is as shown below

Combination	A	B	Y	Min term	Max term
0th	0	0	0	$\overline{A}\overline{B}(m_0)$	$A + B\ (M_0)$
1st	0	1	1	$\overline{A}B(m_1)$	$A + \overline{B}\ (M_1)$
2nd	1	0	0	$A\overline{B}(m_2)$	$\overline{A} + B\ (M_2)$
3rd	1	1	1	$AB\,(m_3)$	$\overline{A} + \overline{B}\ (M_3)$

min terms for the function are $\overline{A}B$ & AB (1st& 3rd combination of A & B)

1. max terms are $\overline{A\overline{B}} = (A + B)$ $\overline{A}\overline{B} = (\overline{A} + B)$ (0th & 2nd combination of A & B)

Note:

- While writing **min** terms there will always be **AND** operator between variables.
- While writing **max** terms there will always be **OR** operator between variables.

2.2 SOP & POS EXPRESSIONS



- **SOP** expression for a function is the combination of min terms. For the above given table F in SOP form can be written as
  $F = \overline{A}\overline{B}C + \overline{A}BC + A\overline{B}C + ABC$
  The function F can also be written as
  $F = m_1 + m_3 + m_5 + m_7 = \sum m(1,3,5,7)$
  The numbers 1, 3, 5 & 7 represents the combinations of A, B & C for which the function $F = 1$.

- **POS** expression for a function is combination of max terms. For the above given table
  $F' = \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + A\overline{B}\overline{C} + AB\overline{C}$
  $\therefore F = (A + B + C).(A + \overline{B} + C).(\overline{A} + B + C).(\overline{A} + \overline{B} + C)$
  The function F can also be written as
  $F = M_0 + M_2 + M_4 + M_6 = \prod M(0,2,4,6)$
  The numbers 0, 2, 4 & 6 represents the combinations of A, B & C for which the function F = 0.

2.2.1 CANONICAL FORMS

A canonical SOP or POS expression is the one in which each product or sum term contains all the independent variables.

Example: Convert $A + \overline{A}B$ to canonical SOP form.

Solution: $A + \overline{A}B = A(B + \overline{B}) + \overline{A}B$

$= AB + A\overline{B} + \overline{A}B$

Example: Convert $A(\overline{A}+B)$ into canonical POS form.

Solution: $A(\overline{A} + B) = (A + B\overline{B})(\overline{A} + B)$

$= (A + B)(A + \overline{B})(\overline{A} + B)$

Example: Write the expression for function Y in SOP & POS forms.

B	C	Y
0	0	0
0	1	1
1	0	0
1	1	1

Solution:

1. In SOP $Y = \sum m(1,3) = m_1 + m_3$
   $= \bar{B}C + BC$
2. In POS $Y = \prod M(0,2) = M_0 + M_2$
   $= (B + C)(\bar{B} + C)$

Example: Simplify

i. $xy + xy'$

ii. $xyz + x'y + xyz'$

iii. ABC+A'B+ABC'+AC

iv. $(x'y' + z)' + z + xy + wz$

Solution:

i. $xy + xy' = x(y + y') = x$

$Q\ (y + y') = 1$

ii. $xyz + x'y + xyz' = xyz + xyz + x'y + xyz'$

(Repetition of xyz term won't make any difference)

$= y(xz + x') + xy(z + z')$

$= y(z + x') + xy$

$Q\ (xz + x') = (z + x')$

$= y(z + x' + x)$

$= y(z + 1)$

$Q\ (x + x') = 1$

$= y$

iii. $ABC + A'B + ABC' + AC = (AC + A')B$

$+A(BC' + C)$

$= (C + A')B + A(B + C)$

$= BC + A'B + AB + AC$

$= BC + (A' + A)B + AC$

$= BC + B + AC$

$= B(C + 1) + AC$

$= B + AC$

iv. $(x'y' + z)' + z + xy + wz =$

$(x'y')'z' + z + xy + wz$

Q using $De - Morgan's$ Law

$= (x'' + y'')z' + xy + (1 + w)z$

$= (x + y)z' + xy + z$

$= (x + y) + z + xy$

$Q\ (x + y)z' + z = (x + y) + z$

$= x + y(1 + x) + z$

$= x + y + z$

2.3 KARNAUGH MAP

The Karnaugh map (K-MAP) provides a simple and straight-forward method of minimizing Boolean expressions. With the Karnaugh map Boolean expressions having up to four and even six variables can be simplified.

2.3.1 2-VARIABLE K-MAP

A function F(A,B) with 2 variables can be simplified using a two variable K-map shown below by substituting the values of F for different combinations of A & B in the respective block.



Procedure:

- Consider a Y(B,C) function with truth table

B	C	Y
0	0	0
0	1	1
1	0	0
1	1	1

Here $m_0 = 0, m_1 = 1, m_2 = 0,\ m_3 = 1$

- Substitute the values of m_0, m_1, m_2, m_3 in the K-map



- Make groups of 1,2,4,8,16 for 1's in the K-map



- Write the expression for the groups
  1. For both the 1s in the group $B=1$ i.e. B is same for both 1s, hence it will be taken into consideration while writing the expression.
  2. For upper 1, $A=0$ & for lower 1, $A=1$. As is different for both 1s, hence it will not be taken into consideration.
     ∴The expression for $F=B$

Rules for grouping:

1. **Groups may not include any cell containing a zero**



2. **Groups may be horizontal or vertical, but not diagonal.**



3. **Groups must contain 1, 2, 4, 8, or in general 2^n cells. That is if n = 1, a group will contain two 1's since 2^1 = 2. If n = 2, a group will contain four 1's since 2^2 = 4.**



4. **Each group should be as large as possible.**



5. **Groups may overlap.**



6. **Groups may wrap around the table. The leftmost cell in a row may be grouped with the rightmost cell and the top cell in a column may be grouped with the bottom cell.**



7. **Four 1s at the corner of K-map can form a group of 4.**



Example: Simplify the function $f(A,B)=\sum m(1,2,3)$

Solution:



$f(A,B)=A+B$

2.3.2 3-VARIABLE K-MAP

A 3 variable K-map can be used for simplification of 3 variable functions. The possible sizes of groups in 3 variables K-map are 1, 2, 4 & 8.



Example: Simplify
$f(A,B,C)=\sum m(0,2,4,5,6)$.

Solution:



$f(ABC)=A\overline{B}+\overline{C}$

Example: Simplify
$f(A,B,C)=\prod M(1,2,3,5,7)$

Solution:



$f(ABC)=\overline{C}(A+\overline{B})$

2.3.3 4-VARIABLE K-MAP

A 4 variable K-map can be used for simplification of 4 variable functions. The possible sizes of groups in 4 variables K-map are 1, 2, 4, 8 & 16.



Example: Simplify
$f(A,B,C,D)=\sum m(1,2,4,9,10,11,12,14,15)$

Solution:



$f(A,B,C,D)=AC+B\overline{C}\,\overline{D}+\overline{B}C\overline{D}+\overline{B}\,\overline{C}D$

2.3.4 DON'T CARE CONDITION

Don't cares in a Karnaugh map, or truth table, may be either 1s or 0s, as long as we don't care what the output is for an input condition we never expect to see. We plot these cells with a cross, ×, among the normal 1s and 0s. When forming groups of cells, treat the don't care cell as either a 1 or a 0, or ignore the don't cares. This is helpful if it allows us to form a larger group than would otherwise be possible without the don't cares. There is no requirement to group all or any of the don't cares. Only use them in a group if it simplifies the logic.

Example: Simplify
$F(A,B,C,D)=\sum m(1,3,7,11,15)+\sum d(0,2,5)$

Solution: Substituting all the 1s & don't cares in the 4 variable K-map we get



In the upper quad we have covered 2 don't cares so that a pair can be converted into a quad while the 3rd don't is left unconvered because it is not necessary to cover all the don't cares. $f(A,B,C,D)=\overline{A}\,\overline{B}+CD$

GATE QUESTIONS(EC)

Q.1 The number of distinct Boolean expressions of 4 variables is

a) 16 b) 256

c) 1024 d) 65536

[GATE -2003]

Q.2 If the function W,X Y, and Z are as follows

$W = R + \bar{P}Q + \bar{R}S$

$X = PQ\bar{R}\bar{S} + \bar{P}\bar{Q}\bar{R}\bar{S} + P\bar{Q}\bar{R}\bar{S}$

$Y = RS + \overline{PR + \overline{PQ} + \overline{PQ}}$

$Z = R + S + \overline{PQ + \overline{PQR} + P\overline{QS}}$ Then

a) $W = Z, X = \bar{Z}$ b) $W = Z, X = y$

c) $W = Y$ d) $W = Y = \bar{Z}$

[GATE -2003]

Q.3 The Boolean expression $AC+B\bar{C}$ is equivalent to

a) $\bar{A}C + B\bar{C} + AC$

b) $\bar{B}C + AC + B\bar{C} + \bar{A}C\bar{B}$

c) $AC + B\bar{C} + \bar{B}C + ABC$

d) $ABC + \bar{A}B\bar{C} + AB\bar{C} + A\bar{B}C$

[GATE -2004]

Q.4 The Boolean expression for the truth table shown is

A	B	C	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

a) $B(A + C)(\bar{A} + \bar{C})$

b) $B(A + \bar{C})(\bar{A} + C)$

c) $\bar{B}(A + \bar{C})(\bar{A} + C)$

d) $\bar{B}(A + C)(\bar{A} + \bar{C})$

[GATE -2005]

Q.5 The Boolean function $Y = AB + CD$ is to be realized using only 2-input NAND gates. The minimum number of gates required is

a)2 b)3

c)4 d)5

[GATE -2007]

Q.6 The Boolean expression $Y = \bar{A}\bar{B}\bar{C}D + \bar{A}BC\bar{D} + A\bar{B}\bar{C}D + AB\bar{C}\bar{D}$ can be minimized to

a) $Y = \overline{A\bar{B}\bar{C}}D + \bar{A}\,B\,\bar{C} + A\,\bar{C}\,D$

b) $Y = \overline{A\bar{B}\bar{C}}D + BC\bar{D} + A\overline{B\bar{C}}D$

c) $Y = \bar{A}BC\bar{D} + \overline{B\bar{C}}D + A\overline{B\bar{C}}D$

d) $Y = \bar{A}\,B\,C\,\bar{D} + \overline{B\bar{C}}D + A\,B\,\overline{C\bar{D}}$

[GATE -2007]

Q.7 If X=1 in the logic equation

$\left[X+Z\left\{\bar{Y}+\left(\bar{Z}+X\bar{Y}\right)\right\}\right]\left\{\bar{X}+\bar{Z}\left(X+Y\right)\right\}=1$

then

a) Y=Z b) $Y = \bar{Z}$

c) $Z = 1$ d) $Z = 0$

[GATE -2009]

Q.8 In the sum of products function

$f(X, Y, Z) = \sum(2, 3, 4, 5)$

The prime implicants are

a) $\bar{X}Y + X\bar{Y}$

b) $\bar{X}Y + X\bar{Y}\bar{Z} + X\bar{Y}Z$

c) $\bar{X}Y\bar{Z} + \bar{X}YZ + X\bar{Y}$

d) $\bar{X}Y\bar{Z} + \bar{X}YZ + X\overline{YZ} + X\bar{Y}Z$

[GATE -2012]

Q.9 In the circuit shown below Q_1 has negligible collector –to –emitter saturation voltage and the diode drops negligible voltage across it number forward bias. If I V_{cc} is +5V, X and Y are digital signals with 0 Vas

logic 0 and V_{cc} as logic 1, then the Boolean expression for Z is



a) XY b) $\overline{X}Y$
c) $X\overline{Y}$ d) $\overline{XY}$

[GATE -2013]

Q.10 The Boolean express to $(X+Y)(X+\overline{Y})+\overline{(X+\overline{Y})+\overline{X}}$ simplifies to

a) X b) Y
c) XY d) $X+Y$

[GATE-2014]

Q.11 Consider the Boolean function, $F(w, x, y, z) = wy + xy + \overline{w}xyz + \overline{wx}y + xz + \overline{xyz}$. Which one of the following is the complete set of essential prime implicants?

a) $w, y, xz, \overline{xy}$ b) w, y, xz
c) $y, \overline{x}\,\overline{y}\,\overline{z}$ d) $y, xz, \overline{xz}$

[GATE-2014]

Q.12 For an n-variable Boolean function, the maximum number of prime implicants is

a) $2(n-1)$ b) $n/2$
c) 2^n d) $2^{(n-1)}$

[GATE-2014]

Q.13 A function of Boolean variables X, Y and Z is expressed in terms of the min–terms $F(X, Y, Z) = \sum(1, 2, 5, 6, 7)$ Which one of the product of sums given below is equal to the function $F(X, Y, Z)$?

a) $(\overline{X}+\overline{Y}+\overline{Z}).(\overline{X}+Y+Z).(X+\overline{Y}+\overline{Z})$
b) $(X+Y+Z).(X+\overline{Y}+\overline{Z}).(\overline{X}+Y+Z)$
c) $(\overline{X}+\overline{Y}+Z).(\overline{X}+Y+\overline{Z}).(X+\overline{Y}+Z).$ $(X+Y+\overline{Z}).(X+Y+Z)$
d) $(X+Y+Z).(\overline{X}+Y+\overline{Z}).(\overline{X}+Y+Z).$ $(\overline{X}+\overline{Y}+\overline{Z}).(\overline{X}+\overline{Y}+Z)$

[GATE-2015]

Q.14 Following is the K-map of a Boolean function of five variables P, Q, R, S and X. The minimum sum-



a) $\overline{P}\overline{Q}S\overline{X} + P\overline{Q}S\,\overline{X} + Q\overline{R}SX + QR\overline{S}X$
b) $\overline{Q}S\overline{X} + Q\overline{S}X$
c) $\overline{Q}SX + Q\overline{S}\,\overline{X}$
d) $\overline{Q}S + Q\overline{S}$

[GATE-2016]

Q.15 Which one of the following gives the simplified sum of products expression for the Boolean function $F=m_0+m_2+m_3+m_5$, where m_0, m_2, m_3, m_5, are minterms corresponding to the inputs A, B and C as the MSB and C as the LSB?

a) $\overline{A}B+\overline{A}\overline{B}C+A\overline{B}C$
b) $\overline{A}\overline{C}+\overline{A}B+A\overline{B}C$
c) $\overline{A}\overline{C}+A\overline{B}+A\overline{B}C$
d) $\overline{A}BC+\overline{A}\overline{C}+A\overline{B}C$

[GATE-2017, Set 1]

Q.16 A function *F* (*A*, *B*, *C*) defined by three Boolean variables *A*, *B* and *C* when expressed as sum of products is given by $F = \overline{A}.\overline{B}.\overline{C} + \overline{A}.B.\overline{C} + A.\overline{B}.\overline{C}$ where $\overline{A}$, $\overline{B}$, $\overline{C}$ are the

complements of the respective variables. The product of sum (POS) form of the function *F* is

a) $F = (A + B + C)(A + \bar{B} + C)(\bar{A} + B + C)$

b) $F = (\bar{A} + \bar{B} + \bar{C})(\bar{A} + B + \bar{C})(A + \bar{B} + \bar{C})$

c) $F = (A + B + \bar{C})(A + \bar{B} + \bar{C})(\bar{A} + B + \bar{C})(\bar{A} + \bar{B} + C)(\bar{A} + \bar{B} + \bar{C})$

d) $F = (\bar{A} + \bar{B} + C)(\bar{A} + B + C)(A + \bar{B} + C)(A + B + \bar{C})(A + B + C)$

[GATE-2018]

ANSWER KEY:

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
(d)	(a)	(d)	(a)	(b)	(d)	(d)	(a)	(b)	(a)	(d)	(d)	(b)	(b)	(b)
16														
(c)														

EXPLANATIONS

Q.1 **(d)**

$2^{2^n} = 2^{2^4} = 2^{16} = 65536$

Q.2 **(a)**

a)



b)



$W = R + PQ + RSX = PQ\bar{R}\bar{S} + \bar{P}Q\bar{R}\bar{S} + P\bar{Q}\bar{R}\bar{S}$

c)



$Y = RS + \overline{PR + P\bar{Q} + \bar{P}\bar{Q}}$

$= RS + \overline{\bar{P}\bar{R}}.\overline{P\bar{Q}P\bar{Q}}$

$= RS + (\bar{P} + \bar{R})(\bar{P} + Q)(P + Q)$

$= RS + (\bar{P} + \bar{P}Q + \bar{P}\bar{R} + Q\bar{R})(P + Q)$

$= RS + \bar{P}Q + \bar{P}Q + \bar{P}Q\bar{R} + PQ\bar{R} + Q\bar{R}$

$= RS + \bar{P}Q + Q\bar{R}(P + \bar{P}) + Q\bar{R}$

$= RS + \bar{P}Q + Q\bar{R}$

d)



$Z = R + S + \overline{PQ + \bar{P}QR + P\bar{Q}\bar{S}}$

$= R + S + \overline{PQ} \cdot \overline{\bar{P}QR} \cdot \overline{P\bar{Q}\bar{S}}$

$= R + S + (\bar{P} + \bar{Q})(P + Q + R)(\bar{P} + Q + S)$

$= R + S + (\bar{P}Q + \bar{P}\bar{R} + \bar{P}Q + Q\bar{R})(\bar{P} + Q + S)$

$= R + S + \bar{P}Q + \bar{P}Q + \bar{P}QS + \bar{P}\bar{R} + \bar{P}QR$
$+ \bar{P}RS + P\bar{Q} + P\bar{Q}S + \bar{P}\bar{Q}R + \bar{Q}RS$

$= R + S + \bar{P}Q + \bar{P}\bar{R} + \bar{P}QS + \bar{P}QR$
$+ \bar{P}RS + P\bar{Q}S + \bar{P}\bar{Q}R + \bar{Q}RS$

$= R + S + \bar{P}Q(1 + S) + \bar{P}R(1 + Q)$
$+ \bar{P}RS + P\bar{Q}S + \bar{P}\bar{Q}R + \bar{Q}RS$

$= R + S + \bar{P}Q + \bar{P}R + \bar{P}RS + P\bar{Q}S + \bar{P}\bar{Q}R + \bar{Q}RS$

$= R + S + \bar{P}Q + \bar{P}R + P\bar{Q}S + \bar{P}\bar{Q}R + \bar{Q}RS$

$= R + S + \bar{P}Q + \bar{P}R(1 + \bar{Q}) + P\bar{Q}S + \bar{Q}RS$

$= R + S + \bar{P}Q + \bar{P}R + P\bar{Q}S + \bar{Q}RS$

K-Map (1) = K-Map (4)
$\therefore W = Z$
From map (2) & (4)
$X = \overline{Z}$

Q.3 (d)

$AC + B\overline{C}$



a) $\overline{A}C + B\overline{C} + AC$

b) $\overline{B}C + AC + B\overline{C} + \overline{A}C\overline{B}$





c) $AC + B\overline{C} + \overline{B}C + ABC$

d) $ABC + \overline{A}B\overline{C} + AB\overline{C} + AB\overline{C}$





$\therefore$ Figure (d) matches with question.

Alternate method

$ABC + \overline{A}B\overline{C} + AB\overline{C} + A\overline{B}C$

$AC(B + \overline{B}) + B\overline{C}(A + \overline{A}) = AC + B\overline{C}$

Q.4 (a)

$f = \overline{A}BC + AB\overline{C}$

$= B(\overline{A}C + A\overline{C})$

$= B(A + C)(\overline{A} + \overline{C})$

SOP of XOR = POS of XNOR

Q.5 (b)

$Y = AB + CD = \overline{\overline{A.B}} + \overline{\overline{C.D}}$



Q.6 (d)

K-map corresponding to given Boolean expression



Simplified expression from the K=map

$Y = \overline{A}BC\overline{D} + AB\overline{CD} + \overline{BC}D$

Q.7 (d)

$\left[X + Z\left\{\overline{Y} + \left(\overline{Z} + X\overline{Y}\right)\right\}\right]\left[\overline{X} + Z(X + Y)\right] = 1$

$\uparrow \qquad\qquad \downarrow \quad \downarrow$

$= 1 \qquad\qquad = 0 \quad = 1$

$= 1$

$\Rightarrow \overline{Z}(1 + Y) = 1$

$\Rightarrow \overline{Z} = 1$

$\Rightarrow Z = 0$

Q.8 (a)

$f(X, Y, Z) = \sum(2, 3, 4, 5)$



$\therefore f(X,Y,Z) = X\bar{Y} + \bar{X}Y$

Q.9 (b)

X	Y	Q	Z
0	0	OFF	0
0	+5V	OFF	+5V
+5V	0	ON	0
+5V	+5V	ON	0

$Z = \bar{X}Y$

Q.10 (a)

Given Boolean Expression is

$(X+Y)(X+\bar{Y}) + \overline{(X+\bar{Y})} + \bar{X}$

As per the transposition theorem

$(A+BC) = (A+B)(A+C)$

so, $(X+Y)(X+\bar{Y}) = X + Y\bar{Y} = X + 0$

$(X+Y)(X+\bar{Y}) + \overline{(X+\bar{Y})} + \bar{X}$

$= X + \overline{(X\bar{Y})}.X$

$= X + (\bar{X}+Y).X = X + \bar{X}X. + Y.X$

$= X + 0 + Y.X$

Apply absorption theorem

$= X(1+Y) = X.1 = X$

Q.11 (d)

Given Boolean Function is $F(w, x, y, z) = wy + xy + \bar{w}xyz + \overline{wxy} + xz + \overline{xyz}.$

By using K-map



So, the essential prime implicants (EPI) are $y, xz, \overline{xz}$

Q.12 (d)

For an n-variable Boolean function, the maximum number of prime implicants = $2^{(n-1)}$

Q.13 (b)

Given min term is:

$F(X,Y,Z) = \sum(1,2,5,6,7)$

So, max term is :

$F(X,Y,Z) = \pi M(0,3,4)$

$POS = (X+Y+Z)(X+\bar{Y}+\bar{Z})(\bar{X}+Y+Z)$

Q.14 (b)



Minimum sum of product expression of the function is

$\bar{Q}S\bar{X} + Q\bar{S}X$

Q.15 (b)

$F = m_0 + m_2 + m_3 + m_5$



Q.16 (c)

$$F(A,B,C) = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C}$$

$$F(A,B,C) = \Sigma m(000,010,100)$$

$$= \Sigma m(0,2,4)$$

$$= \Pi m(1,3,5,6,7)$$

$$= \Pi m(001,011,101,110,111)$$

$$F = (A+B+\bar{C})(A+\bar{B}+\bar{C})(\bar{A}+B+\bar{C})(\bar{A}+\bar{B}+C)(\bar{A}+\bar{B}+\bar{C})$$

GATE QUESTIONS(EE)

Q.1 The Boolean expression $\bar{X}Y\bar{Z}+\bar{X}\bar{Y}Z+XY\bar{Z}+X\bar{Y}Z+XYZ$ can be simplified to

a) $X\bar{Z}+\bar{X}Z+YZ$ b) $XY+\bar{Y}Z+Y\,Z$

c) $\bar{X}Y+YZ+XZ$ d) $\overline{XY}+Y\bar{Z}+\bar{X}Z$

[GATE-2003]

Q.2 The simplified from of the Boolean expression

$Y=(\bar{A}BC+D)(\bar{A}D+\bar{B}\bar{C})$ can be written as

a) $\bar{A}D+\bar{B}\bar{C}D$ b) $AD+B\bar{C}D$

c) $(\bar{A}+D)(\bar{B}C+\bar{D})$ d) $\bar{A}D+BC\bar{D}$

[GATE-2004]

Q.3 Which of the following circuits is a realization of the above function F?

a)



b)



c)



d)



[GATE -2010]

Q.4 In the sum of products function $f(X,Y,Z)=\sum(2,3,4,5)$

The prime implicants are

a) $\bar{X}Y+X\bar{Y}$

b) $\bar{X}Y+X\bar{Y}\bar{Z}+X\bar{Y}Z$

c) $\bar{X}Y\bar{Z}+\bar{X}YZ+X\bar{Y}$

d) $\bar{X}Y\bar{Z}+\bar{X}YZ+X\,\bar{Y}\,\bar{Z}+X\bar{Y}Z$

[GATE-2012]

Q.5 Which of the following is an invalid state in an 8-4-2-1. Binary Coded Decimal counter

a) 1 0 0 0 b) 1 0 0 1

c) 0 0 1 1 d) 1 1 0 0

[GATE-2014-01]

Q.6 The SOP (sum of products) form of a Boolean function is $E(0,1,3,7,11)$, where inputs are A,B,C,D (A is MSB, and D is LSB). The equivalent minimized expression of the function is

a) $(\bar{B}+C)(\bar{A}+C)+(\bar{A}+\bar{B})(\bar{C}+D)$

b) $(\bar{B}+C)(\bar{A}+C)+(\bar{A}+\bar{C})(\bar{C}+D)$

c) $(\bar{B}+C)(\bar{A}+C)+(\bar{A}+\bar{C})(\bar{C}+\bar{D})$

d) $(\bar{B}+C)(A+\bar{B})+(\bar{A}+\bar{B})(\bar{C}+D)$

[GATE-2014-01]

Q.7 $f(A,B,C,D)=\Pi M(0,1,3,4,5,7,9,11,12,13,14,15)$ is a maxterm representation of a Boolean function $f(A,B,C,D)$ where A is the MSB and D is the LSB. The equivalent minimized representation of this function is

a) $(A+\bar{C}+D)(\bar{A}+B+D)$

b) $A\bar{C}D+\bar{A}BD$

c) $\bar{A}C\bar{D}+A\bar{B}C\bar{D}+AB\bar{C}\bar{D}$

d) $(B+\bar{C}+D)(A+\bar{B}+\bar{C}+D)(\bar{A}+B+C+D)$

[GATE-2015-01]

Q.8 Consider the following Sum of products expression,

$F = ABC + \bar{A}\bar{B}C + A\bar{B}C + \bar{A}BC + \bar{A}\bar{B}\bar{C}$

The equivalent Product of Sums expression is

a) $F = (A + \bar{B} + C)(\bar{A} + B + C)(\bar{A} + \bar{B} + C)$

b) $F = (A + B + \bar{C})(A + B + C)(\bar{A} + \bar{B} + \bar{C})$

c) $F = (\bar{A} + B + \bar{C})(A + \bar{B} + \bar{C})(A + B + C)$

d) $F = (\bar{A} + \bar{B} + C)(A + B + \bar{C})(A + B + C)$

[GATE-2015-02]

Q.9 The output expression for the Karnaugh map shown below is

A \ BC	00	01	11	10
0	1	0	0	1
1	1	1	1	1

a) $A + \bar{B}$ b) $A + \bar{C}$

c) $\bar{A} + \bar{C}$ d) $\bar{A} + C$

[GATE-2016-02]

Q.10 The Boolean expression $\overline{(\bar{a} + \bar{b} + c + \bar{d}) + (b + \bar{c})}$ Simplifies to

a) 1 b) $\overline{a.b}$

c) $a.b$ d) 0

[GATE-2016-02]

Q.11 The Boolean expression, $AB + A\bar{C} + BC$ simplifies to

a) $BC + A\bar{C}$

b) $AB + A\bar{C} + B$

c) $AB + A\bar{C}$

d) $AB + BC$

[GATE-2017-01]

Q.12 Digital input signals *A, B, C* with A as the MSB and *C* as the LSB are used to realize the Boolean function $F = m_0 + m_2 + m_3 + m_5 + m_7$, where m_i denotes the i^{th} minterm. In addition. *F* has a don't care for m_1. The simplified expression for *F* is given by

a) $\bar{A}\bar{C} + \bar{B}C + AC$

b) $\bar{A} + C$

c) $\bar{C} + A$

d) $\bar{A}C + BC + A\bar{C}$

[GATE-2018]

ANSWER KEY:

1	2	3	4	5	6	7	8	9	10	11	12
(b)	(a)	(d)	(a)	(d)	(a)	(c)	(a)	(b)	(d)	(a)	(b)

EXPLANATIONS

Q.1 (b)

By K-map



The simplified from is $XY+Y\overline{Z}+\overline{Y}Z$

Q.2 (a)

$$Y=\left(\overline{A}BC+D\right)\left(\overline{A}D+\overline{B}\overline{C}\right)$$
$$=\overline{A}BCD+\overline{A}D+\overline{B}\overline{C}D$$
$$=\left(\overline{A}D+\overline{B}\overline{C}D\right)(A+1=1)$$

Q.3 (d)

From the figure it is clear that, two NAND gates generate the $\overline{X}$ and $\overline{Y}$ and now two AND gates with i/ps $\overline{X}$ and $\overline{Y}$ and inputs Y and Z is used to generate two terms of SOP form and now OR gate is used to sum them and generate the F.

Q.4 (a)

$$f\left(X,Y,Z\right)=\sum(2,3,4,5)$$



$$\therefore f\left(X,Y,Z\right)=X\overline{Y}+\overline{X}Y$$

Q.5 (d)

In binary coded decimal (BCD) counter the valid states are from 0 to 9 only in binary system 0000 to 1001 only. So, 1100 in decimal it is 12 which is invalid state in BCD counter.

Q.6 (a)



The equivalent minimized expression of this function is

$$\left(\overline{B}+C\right)\left(\overline{A}+C\right)+\left(\overline{A}+\overline{B}\right)\left(\overline{C}+D\right)$$

Q.7 **(c)**

$f(A,B,C,D) = \bar{A}C\bar{D} + A\bar{B}\bar{D}$

In options (c)

$f(A,B,C,D) = \bar{A}C\bar{D} + A\bar{B}C\bar{D} + A\bar{B}\bar{C}\bar{D}$

$= \bar{A}C\bar{D} + A\bar{B}\bar{D}(C+\bar{C})$

$= \bar{A}C\bar{D} + A\bar{B}\bar{D}.1$

$= \bar{A}C\bar{D} + A\bar{B}\bar{D}.$



Also, F has don't care at m_1

$F(A,B,C) = \Sigma m(0,2,3,5,7) + \Sigma\phi(1)$



$F_1 = \Sigma m(0,1,2,3) = \bar{A}$

$F_2 = \Sigma m(1,3,5,7) = C$

$F = F_1 + F_2 = \bar{A} + C$

Hence, the correct option is (B).

Q.8 **(a)**

Given minterm is

$F = \Sigma m(0,1,3,5,7)$

$F = \pi m(2,4,6)$

So product of sum expression is

$F = (A+\bar{B}+C)(\bar{A}+B+C)(\bar{A}+\bar{B}+C)$

Q.9 **(b)**



$F(A,B,C) = A + \bar{C}$

Q.10 **(d)**

$F = \overline{(a+\bar{b}+c+\bar{d}) + (b+\bar{c})}$

$= \overline{a+\bar{d}+(b+\bar{b})+(c+\bar{c})}$

$= \overline{a+\bar{d}+1+1} = \bar{1} = 0$

Q.11 **(a)**

Q.12 **(b)**

$F = m_0 + m_2 + m_3 + m_5 + m_7$

GATE QUESTIONS(IN)

Q.1 Min-term (Sum of products) expression for a Boolean function is given as follows.

$f(A,B,C)=\sum m(0,1,2,3,5,6)$

where A is the MSB and C is the LSB. The minimized expression for the function is

a) $A+(B\oplus C)$ b) $(A\oplus B)+C$

c) $\overline{A}+(B\oplus C)$ d) $\overline{ABC}$

[GATE-2006]

Q.2 A logic circuit implements the Boolean function $F=\overline{X}.Y+X.\overline{Y}.\overline{Z}$ .It is found that the input combination X=Y=1 can never occur. Taking this into account, a simplified expression for F is given by

a) $\overline{X}+\overline{Y}.\overline{Z}$ b) X+Z

c) X+Y d) $Y+X\overline{Z}$

[GATE-2007]

Q.3 Let X= X_1X_0 and Y=Y_1Y_0 be unsigned 2- bit numbers. The function F=1 if X>Y and F = 0 otherwise. The minimized sum of products expression for F is

a) $Y_1Y_0+X_0Y_0+\overline{X}_1.\overline{X}_0.\overline{Y}_1$

b) $X_0.\overline{Y}_1+Y_1\overline{Y}_0+X_1.\overline{X}_0$

c) $Y_1.\overline{X}_1+Y_0.\overline{X}_1.\overline{X}_0+Y_1.Y_0.\overline{X}_0$

d) $X_1.\overline{Y}_1+X_0.\overline{Y}_0\overline{Y}_1+X_1.X_0.\overline{Y}_0$

[GATE-2007]

Q.4 The minimum sum of products form of the Boolean expression

$Y=\overline{PQRS}+P\overline{QRS}+P\overline{QR}S+P\overline{Q}RS$

$+P\overline{Q}R\overline{S}+\overline{PQ}R\overline{S}$ is

a) $Y=P\overline{Q}+\overline{Q}\overline{S}$ b) $Y=P\overline{Q}+\overline{Q}R\overline{S}$

c) $Y=P\overline{Q}+\overline{Q}\overline{R}\overline{S}$ d) $Y=\overline{Q}\overline{S}+P\overline{Q}R$

[GATE-2008]

Q.5 The minimal sum- of products expression for the logic function f represented by the given Karnaugh map is

RS \ PQ	00	01	11	10
00	0	1	0	0
01	0	1	1	1
11	1	1	1	0
10	0	0	1	0

a) $QS+P\overline{R}S+PQR+\overline{P}RS+\overline{P}Q\overline{R}$

b) $\overline{QS}+\overline{P}R\overline{S}+\overline{PQ}R+P\overline{RS}+P\overline{Q}R$

c) $\overline{P}R\overline{S}+\overline{PQR}+P\overline{RS}+P\overline{Q}R$

d) $P\overline{RS}+PQR+\overline{P}RS+\overline{P}Q\overline{R}$

[GATE-2009]

Q.6 For the Boolean expression $f=\overline{a}\overline{b}\overline{c}+\overline{a}b\overline{c}+a\overline{b}\overline{c}+abc+ab\overline{c}$, the minimized Product of Sum (POS) expression is

a) $f=(b+\overline{c}).(a+\overline{c})$

b) $f=(\overline{b}+c).(\overline{a}+c)$

c) $f=(\overline{b}+c).(a+\overline{c})$

d) $f=\overline{c}+abc$

[GATE-2011]

Q.7 The output Y of a 2-bit comparator is logic 1 whenever the 2- bit input A is greater than the 2-bit input B. The number of combinations for which the output is logic 1, is

a) 4 b) 6

c) 8 d) 10

[GATE-2012]

Q.8 In the sum of products function

$f(X,Y,Z)=\sum(2,3,4,5)$

The prime implicates are

a) $\overline{X}Y,X\overline{Y}$

b) $\overline{X}Y,X\overline{Y}\overline{Z},XY\overline{Z}$

c) $\bar{X}Y\bar{Z}, \bar{X}YZ, X\bar{Y}$

d) $\bar{X}Y\bar{Z}, \bar{X}YZ, X\bar{Y}\bar{Z}, X\bar{Y}Z$

[GATE-2012]

Q.9 A bulb in a star case has two switches, one switch being at the ground floor and the other one at the first floor. The bulb can be turned ON and also can be turned OFF by any one of the switch irrespective of the state of the other switch. The logic of switching of the bulb resembles

a) An AND gate b) An OR gate

c) A XOR gate d)A NAND gate

[GATE-2013]

Q.10 The Boolean expression XY+(X'+Y')Z equivalent to

a) XYZ' + X'Y'Z' b) X'Y'Z' + XYZ

c) (X+Z)(Y+Z) d)(X'+Z)(Y'+Z)

[GATE-2016]

Q.11 The product of sum expression of a Boolean function F(A, B, C) of three variables is given by

$$F(A,B,C) = (A+B+\bar{C})(A+\bar{B}+\bar{C})(\bar{A}+B+C)(\bar{A}+\bar{B}+\bar{C})$$

The canonical sum of product expression of F(A, B, C) is given by

a) $\bar{A}\bar{B}C + \bar{A}BC + A\bar{B}\bar{C} + ABC$

b) $\bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}C + AB\bar{C}$

c) $AB\bar{C} + A\bar{B}\bar{C} + \bar{A}BC + \bar{A}\bar{B}\bar{C}$

d) $\bar{A}\bar{B}\bar{C} + \bar{A}BC + AB\bar{C} + ABC$

[GATE-2018]

ANSWER KEY:

1	2	3	4	5	6	7	8	9	10	11
(c)	(d)	(d)	(a)	(d)	(a)	(b)	(a)	(c)	(c)	(b)

EXPLANATIONS

Q.1 **(c)**

From K –map



$f=\bar{A}+B\bar{C}+\bar{B}C$

$=\bar{A}+B\oplus C$

Q.2 **(d)**

Since, the combination X=Y=1 cannot occur, this can treated as don't care input combination.



From the K-map $F=Y+X\bar{Z}$

Q.3 **(d)**

F=1 if X>Y ,so following will K-map of function F.



$F=X_1\bar{Y}_1+X_0\bar{Y}_1\bar{Y}_0+X_1X_0\bar{Y}_0$

Q.4 **(a)**

$Y=\bar{P}\bar{Q}\bar{R}\bar{S}+P\overline{QRS}+P\bar{Q}\bar{R}S+P\bar{Q}RS+$

$P\bar{Q}R\bar{S}+\bar{P}\bar{Q}R\bar{S}$

By k-map



$Y=P\bar{Q}+\bar{Q}\bar{S}$

Q.5 **(d)**

In the first step group of 4 is consider. The group of 4 can avoided since, four number of groups each of two1^S (duets) will exhaust all the 1^S present. For this case, the solution will be

$P\bar{R}S+PQR+\bar{P}RS+\bar{P}Q\bar{R}$

K map for function f,



Q.6 **(a)**

$f=\bar{a}\bar{b}\bar{c}+\bar{a}b\bar{c}+a\bar{b}\bar{c}+abc+ab\bar{c}$

$=\bar{a}\bar{c}\left(\bar{b}+b\right)+a\bar{b}\bar{c}+ab(c+\bar{c})$

$=\bar{a}\bar{c}+a\bar{b}\bar{c}+ab$

S_1	S_2	Bulb
0	0	0
0	1	1
1	0	1
1	1	0

$$= \overline{ac} + a[b + \overline{b}\overline{c}]$$
$$= \overline{ac} + a\left[(b+\overline{b})(b+\overline{c})\right]$$
$$= \overline{ac} + a(b + \overline{c})$$
$$= \overline{ac} + ab + a\overline{c}$$
$$= ab + \overline{c}(a + \overline{a})$$
$$= ab + \overline{c}$$
$$= (\overline{c} + a)(\overline{c} + b)$$
$$= (b + \overline{c})(a + \overline{c})$$

Q.7 (b)

A 1	A 0	B 1	B 0	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

From the truth table we see that the number of times 'Y' becomes 1 is 6

Q.8 (a)

$$f(X,Y,Z) = \sum(2,3,4,5)$$



$$\therefore f(X,Y,Z) = X\bar{Y} + \bar{X}Y$$

Q.9 (c)

When both switches in on position bulb is off When both switches in off position bulb is off
It is a XOR gate

Q.10 (c)

$$XY + (\overline{X} + \overline{Y})Z = XY + \overline{XY}Z$$
$$= (XY + \overline{XY})(XY + Z)$$
$$= XY + Z$$
$$= (X + Z)(Y + Z)$$

Q.11 (b)

$$F(A,B,C) = (A + B + \overline{C})(A + \overline{B} + \overline{C})(\overline{A} + B + C)(\overline{A} + \overline{B} + \overline{C})$$
$$= \pi m(1,3,4,7)$$
$$= \Sigma M(0,2,5,6)$$
$$= m_0 + m_2 + m_5 + m_6$$
$$= \overline{A}\overline{B}\overline{C} + \overline{A}BC + AB\overline{C} + ABC$$

3 LOGIC GATES

3.1 INTRODUCTION

A logic gate is a general purpose electronic device used to construct logic circuits. All logic gates have inputs and outputs. The state of the output is set by the input states using different rules depending on the type of gate.

Voltages at the inputs can be set to +5v (called 'logic 1' or 'high') or to 0v (called 'logic 0' or 'low'). The logic gates are classified as:

3.2 BASIC GATES

1. **NOT Gate:** A NOT gate, often called an inverter, is a nice digital logic gate to start with because it has only a single input with simple behavior. A NOT gate performs logical negation on its input. In other words, if the input is logic **1**, then the output will be logic **0**. Similarly, a logic **0** input results in a logic **1** output.



A	Output
0	1
1	0

Switching Circuit:



When switch is closed i.e. A=1 bulb will be OFF i.e. o/p will be 0.

Applications:

a. Astable Multivibrator:



If the time propagation delay of each NOT gate is t_{pd}, then the time period of output square wave is $T = T_{ON} + T_{OFF} = 3t_{pd} + 3t_{pd}$

$= 2 \times 3t_{pd} = 6t_{pd}$

If n (odd) number of NOT gates are used

$T = 2 \times nt_{pd}$

b. Bistable Multivibrator:



1. **AND Gate:** An AND gate is a digital logic gate with two or more inputs and one output that performs logical conjunction. The output of an AND gate is logic **1** only when all of the inputs are logic **1**. If one or more inputs of an AND gate are logic **0**, then the output of the AND gate is logic **0**.

The truth table for an AND gate with two inputs appears below.



A	B	Output
0	0	0
0	1	0
1	0	0
1	1	1

Switching Circuit



2. **OR Gate:** An OR gate is a digital logic gate with two or more inputs and one output that performs logical disjunction. The output of an OR gate is logic **1** when one or more of its inputs are logic **1**. If all inputs of an OR gate are logic **0**, then the output of the OR gate is logic **0.** The truth table for an OR gate with two inputs appears below



A	B	Output
0	0	0
0	1	1
1	0	1
1	1	1

Switching Circuit:



3.3 UNIVERSAL GATES

There are two universal Gates NAND & NOR Gates. These are called universal gate because all other logic gates can be designed using these gates.

1. **NAND Gate:** A NAND gate (sometimes referred to by its extended name, Negated AND gate) is a digital logic gate with two or more inputs and one output with behavior that is the opposite of an AND gate. The output of a NAND gate is logic **1** when one or more of its inputs are logic **0**. If all inputs of a NAND gate are logic **1**, then the output of the NAND gate is logic **0**.
The truth table for a NAND gate with two inputs appears below.





A	B	Output
0	0	1
0	1	1
1	0	1
1	1	0

a. NOT Gate using NAND Gate:



b. AND Gate using NAND Gate:



c. OR Gate using NAND Gate:



d. XOR Gate using NAND Gate:



e. XNOR Gate using NAND Gate:



2. **NOR Gate:** A NOR gate (sometimes referred to by its extended name, Negated OR gate) is a digital logic gate with two or more inputs and one output with behavior that is the opposite of an OR gate. The output of a NOR gate is logic **1** all of its inputs are logic **0**. If one or more of a NOR gate's inputs are logic **1**, then the output of the NOR gate is logic **0**. The truth table for a NOR gate with two inputs appears below.





A	B	Output
0	0	1
0	1	0
1	0	0
1	1	0

a. NOT Gate using NOR Gate:



b. AND **Gate using NOR Gate:**



c. OR Gate using NOR Gate:



d. X-OR Gate using NOR Gate:



e. X-NOR Gate using NOR Gate:



Gates	No. of NAND Gates	No. of NOR Gates
NOT	1	1
AND	2	3
OR	3	2
XOR	4	5
XNOR	5	4

3.4 SPECIAL PURPOSE GATES

1) **X-OR Gate:** An XOR gate (sometimes referred to by its extended name, Exclusive OR gate) is a digital logic gate with two or more inputs and one output that performs exclusive disjunction. The output of an XOR gate is logic **1** only when exactly one of its inputs is logic **1**. If both of an XOR gate's inputs are logic **0**, or if both of its inputs are logic **1**, then the output of the XOR gate is logic **0**.The truth table for an XOR gate with two inputs appears below.



A	B	Output
0	0	0
0	1	1
1	0	1
1	1	0

If an XOR gate has more than two inputs, then its behavior depends on its implementation. In the vast majority of cases, an XOR gate output will be logic **1** if an **odd** number of its inputs are logic **1**. However, it's important to note that this behavior differs from the strict definition of exclusive or, which insists that exactly one input must be logic **1** for the output to be logic **1**.

2) X-NOR Gate: An X-NOR gate (sometimes referred to by its extended name, Exclusive NOR gate) is a digital logic gate with two or more inputs and one output that performs logical equality. The output of an X-NOR gate is logic **1** when all of its inputs are logic **1** or when all of its inputs are logic **0**. If one of its inputs is logic **1** and other is logic **0**, then the output of the X-NOR gate is logic **0**. The truth-table for an X-NOR gate with two inputs appears below.



A	B	Output
0	0	1
0	1	0
1	0	0
1	1	1

Example: Prove that $(X \oplus Y)' = X \text{ e } Y$

Solution:

$X \text{ e } Y = (XY' + X'Y)'$

$= (XY')'(X'Y)' = (X' + Y)(X + Y')$

$= (XY + X'Y')$

$= X \text{ e } Y$

3.4.1 PROPERTIES OF X-OR & X-NOR GATES

1) $X \oplus 0 = X$
2) $X \text{ e } 0 = \overline{X}$
3) $X \oplus 1 = X'$
4) $X \text{ e } 1 = X$
5) $X \oplus X = 0$
6) $X \text{ e } X = 1$
7) $X \oplus \overline{X} = 1$
8) $X \text{ e } \overline{X} = 0$
9) $X \oplus Y' = X' \oplus Y = (X \oplus Y)' = X \text{ e } Y$
10) $\overline{X \oplus Y} = X \text{ e } Y$

Examples: Write the Boolean expression for this truth table, then simplify that expression & draw equivalent logic circuit.

A	B	C	Output
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

Solution: The POS expression for the above truth table is

$Y = (\overline{A} + \overline{B} + C)(\overline{A} + \overline{B} + \overline{C})$

$= (\overline{A} + \overline{B})$

Example: Find the expression for output.



Solution:



3.5 IMPLEMENTATION OF SOP & POS EXPRESSION

An expression in SOP form can be implemented using only NAND gates by following the procedure
Implement the SOP expression using a 2 level AND-OR circuit.
Replace all the gates with NAND gates.

Example: Implement $AB + CD$ using only NAND gates.
Solution: AB+CD can be implemented using 2 levels AND-OR circuit as



Now replace all the gates with NAND gates



An expression in POS form can be implemented using only NOR gates by following the procedure.
Implement the POS expression using a 2 level OR-AND circuit.
Replace all the gates with NOR gates.

Example: Implement $(A + B)(C + D)$ using only NAND gates.
Solution: $(A + B)(C + D)$ can be implemented using 2 level OR-AND circuit as



Now replace all the gates with NAND gates



GATE QUESTIONS(EC)

Q.1 For the ring oscillator shown in the figure, the propagation delay of each inverter is 200 pico sec. What is the fundamental frequency of the oscillator output?



a)10MHz b)100MHz
c)1GHz d)2GHz

[GATE -2001]

Q.2 In the figure, the LED



a) emits light when both S_1 and S_2 are closed
b) emits light when both S_1 and S_2 are open.
c) emits light when only of S_1 and S_2 is closed.
d) does not emit light, irrespective of the switch positions.

[GATE -2001]

Q.3 If the input to the digital circuit (in the figure) consisting of a cascade of 20XOR-gates is X, then the output Y is equal to



a) 0 b)1
c) $\bar{X}$ d)X

[GATE -2002]

Q.4 The gates G_1 and G_2 in the figure have propagation delays of 10nsec and 20 nsec respectively .If the input V_i makes an abrupt change from logic 0 to 1at time $t = t_0$, then the output waveform V_0 is



a)



b)



c)



d)



[GATE -2002]

Q.5 The figure shows the internal schematic of a TTLAND-OR -Invert (AOI)gate. For the inputs shown in the figure, the output Y is



a) 0 b) 1
c) AB d) $\overline{AB}$

[GATE -2004]

Q.6 The number of product terms in the minimized sum –of product expression obtained through the following K-map is (where,"d" denotes don't care states)

1	0	0	1
0	d	0	0
0	0	d	1
1	0	0	1

a) 2 b) 3
c) 4 d) 5

[GATE -2005]

Q.7 The point P in the following figure is stuck at -1 The output f will be



a) ABC b) A
c) $\overline{ABC}$ d) $\bar{A}$

[GATE -2006]

Q.8 Which of the following Boolean Expressions correctly represents the relation between P, Q,R and M_1 ?



a) $M_1 = (PORQ)XORR$
b) $M_1 = (PANDQ)XORR$
c) $M_1 = (PNORQ)XORR$
d) $M_1 = (PXORQ)XORR$

[GATE -2008]

Q.9 Match the logic gates in Column A with their equivalents in Column B



a) P-2,Q-4,R-1,S-3 b) P-4,Q-2,R-1,S-3
c) P-2,Q-4,R-3,S-1 d) P-4,Q-2,R-3,S-1

[GATE -2010]

Q.10 For the output F to be 1 is the logic circuit shown the input combination should be



a) $A=1, B=1, C=0$
b) $A=1, B=0, C=0$
c) $A=0, B=1, C=0$
d) $A=0, B=0, C=1$

[GATE -2010]

Q.11 The output Y in the circuit below is always "1" when



a) two or more of the inputs, P,Q,R are "0"
b) two or more of the inputs, P,Q,R are "1"
c) any odd number of the inputs P,Q,R is "0"
d) any odd number of the inputs P,Q,R is "1"

[GATE -2011]

Q.12 A bulb in a star case has two switches, one switch being at the ground floor and the other one at the first floor. The bulb can be turned ON and also can be turned OFF by any one of the switch irrespective of the state of the other switch. The logic of switching of the bulb resembles

a) An AND gate b) An OR gate

c) A XOR gate d) A NAND gate

[GATE -2013]

Q.13 The output F in the digital logic circuit shown in the figure is



a) $F=\overline{X}YZ+X\overline{Y}Z$ b) $F=\overline{X}Y\overline{Z}+X\overline{Y}Z$

c) $F=\overline{XYZ}+XYZ$ d) $F=\overline{XYZ}+XYZ$

[GATE-2014]

Q.14 A 3-input majority gate is defined by the logic function $M(a,b,c)=ab+bc+ca$. Which one of the following gates is represented by the function $\overline{M(M(a,b,c),M(a,b,\overline{c}),c)}$?

a) 3-input NAND gate
b) 3-input XOR gate
c) 3-input NOR gate
d) 3-input XNOR gate

[GATE-2015]

Q.15 In the figure shown, the output Y is required to be $Y=AB+\overline{C}\overline{D}$. The gates G1 and G2 must be, respectively,



a)NOR, OR b)OR, NAND

c) NAND, OR d) AND, NAND

[GATE-2015]

Q.16 In the circuit shown, diodes D_1, D_2 and D_3 are ideal, and the inputs E_1, E_2 and E_3



a) 3 input OR gate
b) 3 input NOR gate
c) 3 input AND gate
d) 3 input XOR gate

[GATE-2015]

Q.17 The minimum number of 2-input NAND gates required to implement a 2-input XOR gate is

a) 4 b) 5
c) 6 d) 7

[GATE-2016]

Q.18 The output of the combination circuit given below is



a) A+B+C b) A(B+C)
c) B(C+A) d) C(A+B)

[GATE-2016]

Q.19 The logic gates shown in the digital circuit below use strong pull-down nMOS transistors for LOW logic level at the outputs. When the pull-downs are off, high-value resistors set the output logic levels to HIGH (I.e. the pull-ups are weak). Note that some nodes are intentionally shorted to implement "wired logic". Such

shorted nodes will be HIGH only if the outputs of all the gates whose outputs are shorted are HIGH.



The number of distinct values of $X_3X_2X_1X_0$ (out of the 16 possible values) that give $Y=1$ is _____.

[GATE-2018]

ANSWER KEY:

1	2	3	4	5	6	7	8	9	10	11	12	13	14
(c)	(d)	(b)	(b)	(a)	(a)	(d)	(d)	(d)	(d)	(b)	(c)	(a)	(b)
15	**16**	**17**	**18**	**19**									
(a)	(c)	(a)	(c)	8									

EXPLANATIONS

Q.1 **(c)**

t_{pd} of all 5 intervals

$= 5 \times 100\text{p sec} = 500\text{psec}$

$\therefore$ Fundamental frequency of oscillator

$$\text{Output} = \frac{1}{2 \times 500\text{ps}} = 1\text{GHz}$$

Q.2 **(d)**

For LED to be ON, output of NAND gate $= 0$

No condition of S_1 and S_2 gives output of NAND gate zero, So LED will never glow.

Q.3 **(b)**

Output of 1st XOR gate $= \overline{X}$

Output of 2nd XOR gate $= \overline{X} \oplus X$

$= \left(\overline{X}\right) \cdot X + \overline{X} \cdot \overline{X} = X + \overline{X} = 1$

Output of 20 XOR gates is 1

Q.4 **(b)**



Q.5 **(a)**

For TTL logic floating input =1

$\therefore Y = (AB + 1)' = \overline{AB}.0 = 0$

Q.6 **(a)**

1	**0**	**0**	**1**
0	**d**	**0**	**0**
0	**0**	**d**	**1**
1	**0**	**0**	**1**

Q.7 **(d)**



Q.8 **(d)**

$M_1\left[\overline{PQ}(P+Q)\right] \oplus R$

$= \left[\left(\overline{P} + \overline{Q}\right)(P+Q)\right] \oplus R$

$= (P \oplus Q) \oplus R$

Q.9 **(d)**

NOR gate is equivalent to INVERT-AND gate.

NAND gate is equivalent to INVERT –OR gate.



Q.10 (d)



If A=0, B=0 then

$X = \bar{A}B + A\bar{B} = 0$

$Y = AB + \bar{A}\bar{B} = 1$

F will be '1' if even number of inputs to XNOR gate is '1'; hence option (d) is the correct answer.

Q.11 (b)

Take two or three input '1' then we always get'1'

OR

Take two or three input zero then we always get '0' hence option 'b' is true and output

$Y = PQ + PR + RQ$

Q.12 (c)

When both switches in on position bulb is off

S_1	S_2	Bulb
0	0	0
0	1	1
1	0	1
1	1	0

When both switches in off position bulb is off

It is a XOR gate

Q.13 (a)

Assume dummy variable K as a output of XOR gate $K = X \oplus Y = \bar{X}Y + X\bar{Y}$

$F = K.(K \text{ e } Z)$



$= (\overline{KZ} + KZ)$

$= K.\overline{KZ} + KKZ$

$= 0 + K.Z \ (\because K.|\bar{K} = 0 \text{ and } K.K = K)$

Put the value of K in above expression

$F = (\bar{X}Y + X\bar{Y})Z$

$= \bar{X}YZ + X\bar{Y}Z$

Q.14 (b)

$M(a,b,c) = ab + bc + ac = \sum(3,5,6,7)$

$\overline{M(a,b,c)} = \sum m(0,1,2,4) = X$

(let say for simplicity)

$M(a,b,\bar{c}) = ab + b\bar{c} + a\bar{c} = \sum m(2,4,6,7) = Y$

(let)

$c = \sum m(1,3,5,7) = z \text{ (let)}$

$f\left[\sqrt{M(a,b,c)}, M(a,b,\bar{c}), c\right] = f(x,y,z]$

$= xy + yz + zx$

$= \left[\left(\sum m(0,1,2,4)\right)\ \left(\sum m(2,4,6,7)\right)\right]$

$+ \left[\left(\sum m(2,4,6,7)\right)\ \left(\sum m(1,3,5,7)\right)\right]$

$+ \left[\left(\sum m(1,3,5,7)\right)\ \left(\sum m(0,1,2,4)\right)1\right]$

$= \sum m(2,4) + \sum m(7) + \sum m(1)$

$= \sum M(1,\ 2,4,7)$

$\left(\begin{array}{c}\therefore \text{ADN operate is like int er sec tion} \\ \text{OR operator is like union}\end{array}\right)$

$= A \oplus B \oplus C = A \text{ e } B \text{ e } C(\text{s tan dard result})$

Both options (d) and (b) are correct

Q.15 (a)

Given expression is $Y = AB + \overline{C}\,\overline{D}$

The first term can be obtained by considering G1 as NOR gate, and second term ($\overline{C}\,\overline{D}$) is obtained from another lower NOR-Gate. So, final expression can be implemented by considering G2 as OR-Gate.

Q.16 (c)

Case (i): If any input is logic 0 (i.e, 0V) then the corresponding diode is "ON" and due to ideal diode output voltage $V_0 = 0$ as well as if there is any input logic 1 (i.e.,10V) corresponding diode will be OFF.

Case (ii) : If all the inputs are high (i.e., 10V) then all the diodes are R.B (OFF) and output voltage $V_0 = 10V$

So, it is a positive logic 3-inputs AND gate.

Q.17 (a)



Q.18 (c)

$$y = ABC \oplus AB \oplus BC$$
$$= \left[\overline{ABC}.AB + ABC.\overline{AB}\right] \oplus BC$$
$$= \left[\left(\bar{A}+\bar{B}+\bar{C}\right).AB + ABC.\left(\bar{A}+\bar{B}\right)\right] \oplus BC$$
$$= \left(AB\bar{C}\right) \oplus \left(BC\right)$$
$$= \overline{ABC}.BC + AB\bar{C}.\overline{BC}$$
$$= \left(\bar{A}+\bar{B}+C\right).BC + AB\bar{C}.\left(\bar{B}+\bar{C}\right)$$
$$= \bar{A}BC + BC + AB\bar{C}$$
$$= BC\left(\bar{A}+1\right) + AB\bar{C} = BC + AB\bar{C}$$
$$= B\left(C + A\bar{C}\right) = B\left(C + A\right)$$

Q.19 8



From above two circuit, always $Y = x_3$

X_3	X_2	X_1	X_0	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

The number of distinct values of $X_3X_2X_1X_0$ (out of the 16 possible values) that give Y =1 is 8.

GATE QUESTIONS(EE)

Q.1 The output of a logic gates is "1" when all its inputs are at logic "0". The gate is either
a) a NAND or an EX-OR gate
b) a NOR or an EX-OR gate
c) an AND or an EX-NOR gate
d) a NOR or an EX-NOR gate

[GATE-2001]

Q.2 For the circuit shown in figure the Boolean expression for the output Y in terms of inputs P, Q, R and S is



a) $\overline{P}+\overline{Q}+\overline{R}+\overline{S}$
b) $P+Q+R+S$
c) $\left(\overline{P}+\overline{Q}\right)+\left(\overline{R}+\overline{S}\right)$
d) $\left(P+Q\right)+\left(R+S\right)$

[GATE-2002]

Q.3 If X_1 and X_2 are the inputs to the circuit
shown in the figure, the output Q is



a) $\overline{X}_1+X_2$ b) $X_1.\overline{X}_2$
c) $\overline{X_1}.X_2$ d) $X_1.\overline{X_2}$

[GATE-2005]

Q.4 A, B, C and D are input, and Y is the output bit in the XOR gate circuit of the figure below. Which of the following statements about the sum S of A, B, C, D and Y is correct?



a) S is always with zero or odd
b) S is always either zero or even
c) S=1 only if the sum of A, B, C, and D is even
d) S=1 only if the sum of A, B, C and D is odd

[GATE-2007]

Q.5 The complete set of only those Logic Gates designated as Universal Gates is
a) NOT, OR and AND Gates
b) XNOR, NOR and NAND Gates
c) NOR and NAND Gates
d) XOR, NOR and NAND Gates

[GATE-2009]

Q.6 The output Y of the logic circuit given below is



a) 1 b) 0
c) x d) $\overline{x}$

[GATE-2011]

Q.7 A bulb in a stair case has two switches, one switch being at the ground floor and the other one at the first floor. The bulb can be turned ON and also can be turned OFF by any one of the switch irrespective of the state of the other switch. The logic of switching of the bulb resembles
a) An AND gate b) An OR gate
c) A XOR gate d)A NAND gate

[GATE-2013]

Q.8 Which of the following logic circuits is a realization of the function F whose Karnaugh map is shown in figure.





[2014 : 2 Marks, Set-1]

Q.9 For a 3-input logic circuit shown below, the output Z can be expressed as



a) $Q+\overline{R}$

b) $P\overline{Q}+R$

c) $\overline{Q}+R$

d) $P+\overline{Q}+R$

[GATE-2017]

Q.10 In the logic circuit shown in the figure, Y is given by



a) $Y = ABCD$

b) $Y = (A+B)(C+D)$

c) $Y = A+B+C+D$

d) $Y = AB+CD$

[GATE-2018]

ANSWER KEY:

1	2	3	4	5	6	7	8	9	10
(d)	(b)	(d)	(b)	(c)	(a)	(c)	(c)	(c)	(d)

EXPLANATIONS

Q.1 (d)

A	B	Y
0	0	1
0	1	X
1	0	X
1	1	X



$Y = \overline{A}\overline{B} = \overline{A + B} \rightarrow$ NOR GATE

$Y = AB + \overline{A}\overline{B} \rightarrow$ EX-NOR GATE

Q.2 (b)

$Y = \overline{(\overline{P} \cdot \overline{Q}) \cdot (\overline{R} \cdot \overline{S})}$

$Q\ \overline{(\overline{A} \cdot \overline{B})} = (A + B)$

$Y = \overline{(\overline{P} \cdot \overline{Q})} + \overline{(\overline{R} \cdot \overline{S})}$

$\Rightarrow Y = (P + Q + R + S)$

Q.3 (d)

$Y_1 = \overline{X_1}$

Output, $Q = \overline{Y1 + X2}$

$= \overline{(\overline{X_1} + X_2)}$

$Q = X_1 . \overline{X_2}$

Q.4 (b)

$Y = A \oplus B \oplus C \oplus D$ from the given diagram.

We know that sum of any no. of bits is XOR of all bits.

So $S = A \oplus B \oplus C \oplus D \oplus Y$

$S = Y \oplus Y$

S=either zero or even because LSB is zero (always)

Q.5 (c)

Nor and NAND are designated as universal logic gates because using any one of them we can implement all the logic gates.

Q.6 (a)

x	$\overline{x}$	Y
1	0	1
0	1	1

$Y = x\,x + \overline{x}\overline{x} = 1$

Q.7 (c)

S_1	S_2	Bulb
0	0	0
0	1	1
1	0	1
1	1	0

When both switches in on position bulb is off When both switches in off Position bulb is off. It is a XOR gate

Q.8 (c)

Q.9 (c)

$$Z = \overline{\overline{P\overline{Q}}.Q.\overline{Q.R}}$$

$$= \overline{P\overline{Q}} + \overline{Q} + \overline{\overline{Q.R}}$$

$$= P\overline{Q} + \overline{Q} + QR$$

$$= \overline{Q}(P+1) + QR$$

$$= \overline{Q} + QR$$

$$= (\overline{Q} + Q).(\overline{Q} + R) = \overline{Q} + R$$

Q.10 (d)



$$f = \overline{\overline{AB}.\overline{CD}} = \overline{\overline{AB}} + \overline{\overline{CD}}$$

$$= AB + CD$$

GATE QUESTIONS(IN)

Q.1 The logic gate circuit shown in the figure realizes the function



a) XOR
b) XNOR
c) Half adder
d) Full adder

[GATE-2010]

Q.2 In the circuit shown, the switch is momentarily closed and then opened. Assuming the logic gates to have equal non-zero delay, at steady state, the logic states of X and Y are



a) X is latched, Y toggles continuously
b) X and Y are both latched
c) Y is latched, X toggles continuously
d) X and Y both toggle continuously

[GATE-2015]

Q.3 The logic evaluated by the circuit at the output is



a) $X\overline{Y}+Y\overline{X}$
b) $\left(\overline{X+Y}\right)XY$
c) $\overline{XY}+XY$
d) $\overline{X}Y+X\overline{Y}+X+Y$

[GATE-2015]

Q.4 Consider the logic circuit with input signal TEST shown in the figure. All gates in the figure shown have identical non-zero delay .The signal TEST which was at logic LOW is switched to logic HIGH and maintained at logic HIGH. The output



a) stays HIGH throughout
b) stays LOW throughout
c) pulses from LOW to HIGH to LOW
d) pulses from HIGH to LOWto HIGH

[GATE-2015]

Q.5 In the digital circuit given below, F is:



a) $XY+Y\overline{Z}$
b) $XY+\overline{Y}\,Z$
c) $\overline{X}\,\overline{Y}+Y\overline{Z}$
d) $XZ+\overline{Y}$

[GATE-2016]

Q.6 The comparators (output = '1' when input ≥ 0 and output = '0' when input < 0), exclusive-OR gate and the unity gain low-pass filter given in the circuit are ideal. The logic output voltages of the exclusive-OR gate are 0 V and 5 V. The cutoff frequency of the low pass filter is 0.1 Hz for $V_1 = 1\sin(3000t+36°)$V and V2 = 1 sin (3000t) V, the value of VO in **volt** is _____.



[GATE-2016]

Q.7 The Boolean function F(X,Y) realized by the given circuit is



a) $\overline{X}Y + X\overline{Y}$

b) $\overline{X}\,\overline{Y} + XY$

c) $X + Y$

d) $\overline{X}\,\overline{Y}$

[GATE-2018]

ANSWER KEY:

1	2	3	4	5	6	7
(a)	(d)	(a)	(d)	(b)	1	(a)

EXPLANATIONS

Q.1 **(a)**



$$Z = \overline{x}y + x\overline{y} = x\overline{y} + \overline{x}y = x \oplus y$$

Q.2 **(d)**

X	Y
0	1
1	0
0	1
1	0

Bothe X and Y will toggle continuously.

Q.3 **(a)**

Output of upper AND gate is $X\overline{Y}$

Output of lower AND gate is $\overline{X}Y$

Output of OR gate is $X\overline{Y} + \overline{X}Y$

Q.4 **(d)**

For analysis point of view, assume delay of each gate is 10 msec. However we can take any value.

→ By referring the circuit the upper input to the NAND gate is direct test signal. The lower input to NAND gate is TEST but with a delay of 30 nsec.

→ Assuming the delay of NAND gate is 0. First draw output waveform (ideal case) then shift that by 10 msec. i.e. introduce the delay.



So we can clearly say that initial output change from high to low, then it changes from low to high and then finally at steady state output is 1.

Note: Saying output is high (option A) will be wrong here. We are not interested to find steady state output.

Q.5 **(b)**

From the circuit

$$F = \overline{\overline{XY}.\overline{YZ}} = XY + \overline{YZ}$$

Q.6 (1)





Output of low pass filter is the average value of output of XOR GATE

$$V_{DC} = \frac{1}{2\pi}\left[\int_0^{\pi/5} 5dt + \int_{\pi}^{6\pi/5} 5dt\right]$$
$$= \frac{1}{2\pi}\left[5\left(\frac{\pi}{5}\right) + 5\left(\frac{6\pi}{5} - \pi\right)\right]$$
$$= \frac{1}{2\pi}[\pi + \pi] = 1\text{volt}$$

Q.7 (a)



By referring the circuit

$$F = \overline{(\overline{X} + Y)(X + \overline{Y})}$$
$$= \overline{\overline{X} + Y} + \overline{X + \overline{Y}}$$
$$= X\overline{Y} + \overline{X}Y$$
$$= X \oplus Y$$

It is a very well know standard 2 input XOR gate implementation circuit only by using 2 input NAND gates. (Directly we can select the option, without doing above simplification steps).

4 LOGIC FAMILIES

4.1 INTRODUCTION

Digital ICs are a collection of resistors, diodes, and transistors fabricated on a single piece of semiconductor material (usually silicon) called a substrate, which is commonly referred to as a chip.

4.1.1 BIPOLAR LOGIC FAMILIES

The main elements of a bipolar IC are resistors, diodes (which are also capacitors) and transistors. Basically, there are two types of operations in bipolar ICs:

1. Saturated
2. Non-saturated.

In saturated logic, the transistors in the IC are driven to saturation, whereas in the case of non-saturated logic, the transistors are not driven into saturation. The saturated bipolar logic families are:

1. Resistor–transistor logic (RTL)
2. Direct–coupled transistor logic (DCTL),
3. Integrated–injection logic (I^2L)
4. Diode–transistor logic (DTL)
5. High–threshold logic (HTL)
6. Transistor-transistor logic (TTL).

The non-saturated bipolar logic families are:

1. Schottky TTL
2. Emitter-coupled logic (ECL).

4.1.2 UNIPOLAR LOGIC FAMILIES

MOS devices are unipolar devices and only MOSFETs are employed in MOS logic circuits. The MOS logic families are:

1. PMOS
2. NMOS
3. CMOS

In PMOS only p-channel MOSFETs are used and in NMOS only n-channel MOSFETs are used, in complementary MOS (CMOS), both p and n-channel MOSFETs are employed and are fabricated on the same silicon chip.

4.2 CHARACTERISTICS OF DIGITAL IC

With the widespread use of ICs in digital systems and with the development of various technologies for the fabrication of ICs, it has become necessary to be familiar with the characteristics of IC logic families and their relative advantages and disadvantages. Digital ICs are classified either according to the complexity of the circuit, as the relative number of individual basic gates (2-input NAND gates) it would require to build the circuit to accomplish the same logic function or the number of components fabricated on the chip. The classification of digital ICs is given in the table:

Classification of digital ICs

IC Classification	Equivalent individual basic gates	Number of components
Small-scale integration (SSI)	Less than 12	Up to 99
Medium-scale integration (MSI)	12-99	100-999
Large-scale integration(LSI)	100-999	1,000-9,999
Very large-scale integration(VLSI)	Above 1,000	Above 10,000

The various characteristics of digital ICs used to compare their performances are:

1. Speed of operation (propagation delay)
2. Power dissipation
3. Figure of merit
4. Fan-out
5. Noise immunity

4.2.1 PROPAGATION DELAY

The speed of a digital circuit is specified in terms of the propagation delay time. The input and output waveforms of a logic gate

are shown in Fig. The delay times are measured between the 50 percent voltage levels of input and output waveforms. There are two delay times: t_{pHL}, when the output goes from the HIGH state to the LOW state and t_{pLH}, corresponding to the output making a transition from the LOW state to the HIGH state. The propagation delay time of the logic gate is taken as the average of these two delay times.



The propagation delay of a logic gate is defined as: $t_{pd} = \frac{t_{pHL} + t_{pLH}}{2}$

4.2.2 POWER DISSIPATION

This is the amount of power dissipated in an IC. It is determined by the current, $I_{C(avg)}$, that it draws from the V_{cc} supply, and is given by $V_{CC} \times I_{C(avg)}$. This power is specified in milliwatts.

4.2.3 FIGURE OF MERIT

The figure of merit of a digital IC is defined as the product of speed and power. The speed is specified in terms of propagation delay time expressed in nanoseconds.

$$\text{Figure of merit} = \text{propagation delay time(ns)} \times \text{power(mW)}$$

It is specified in Pico joules.
A low value of speed-power product is desirable. In a digital circuit, if it is desired to have high speed, i.e. low propagation delay, then there is a corresponding increase in the power dissipation and vice-versa.

4.2.4 FAN-OUT

This is the number of similar gates which can be driven by a gate. High fan-out is advantageous because it reduces the need for additional drivers to drive more gates.



4.2.5 NOISE IMMUNITY

The input and output voltage levels defined above are shown in Fig.



V_{IH} : This is the minimum input voltage which is recognized by the gate as logic 1.

V_{IL} : This is the maximum input voltage which is recognized by the gate as logic 0.

V_{OH} : This is the minimum voltage available at the output corresponding to logic 1.

V_{OL} : This is the maximum voltage available at the output corresponding to logic 0.

Note: The logic gates are not able to determine logic '1' or logic '0', if voltage lies in the intermediate level. Stray electric and magnetic fields may induce unwanted voltages, known as noise, on the connecting wires between logic circuits. This may cause the voltage at the input to a logic

circuit to drop below V_{IH} or rise above V_{IL} and may produce undesired operation. The circuit's ability to tolerate noise signals is referred to as the noise immunity, a quantitative measure of which is called noise margin. The high-state noise margin V_{NH} is defined as

$$V_{NH} = V_{0H} - V_{IH}$$

Any negative noise spike greater than V_{NH} appearing on the signal line may cause the voltage to drop in the indeterminate range , where an unpredictable operation may occur. The low-state noise margin V_{NL} is defined as

$$V_{NL} = V_{IL} - V_{OL}$$

4.2.6 WIRED LOGIC CAPABILITY

Input		Transistors			Output
A	B	T_1	T_2	T_3	Y
0	0	Active	Cut-off	Cut-off	1
0	1	Active	Cut-off	Cut-off	1
1	0	Active	Cut-off	Cut-off	1
1	1	Reverse active	Saturation	Saturation	0

The outputs can be connected together to perform additional logic without any extra hardware.

4.3 TRANSISTOR–TRANSISTOR LOGIC (TTL)

Transistor–transistor logic (**TTL**) is a class of digital circuits built from bipolar junction transistors (BJT) and resistors. It is called transistor logic because both the logic gating function (e.g., AND) and the amplifying function are performed by transistors.

4.3.1 Operation of TTL NAND Gate



For the operation discussed below, we assume that the load gates are not present and the voltages for logic 0 and 1 are $V_{CE\ sat} = 0.2V$ and $V_{CC} = 5V$ respectively.

Condition I: At least one input is LOW

The emitter–base junction of T_1 corresponding to the input in the LOW state is forward-biased making voltage at B_1, $V_{B1} = 0.2 + 0.7 = 0.9V$ .For base–collector junction of T_1 to be forward-biased, and for T_2 and T_3 to be conducting, V_{B1} is required to be at least 0.6 + 0.5 + 0.5 = 1.6 V. Hence, T_2 and T_3 are OFF.

Since T_3 is OFF, therefore $Y = V_{CC}$.

Condition II: All inputs are HIGH

The emitter–base junctions of T_1 are reverse-biased. If we assume that T_2 and T_3 are ON, then $V_{B2} = V_{C1} = 0.8 + 0.8 = 1.6V$. Since B_1 is connected to V_{CC} (5V) through R_{B1}, the collector-base junction of T_1 is forward-biased. The transistor T_1 is operating in the active inverse mode, making I_{C1} flow in the reverse direction. This current flows into the base of T_2 driving T_2 and T_3 into saturation. Therefore, Y = 0.2 V.

Note: The speed of the circuit can be improved by decreasing R_{C3} which decreases the time constant $(R_{C3} \times C_0)$ with which the output capacitance charges from 0 to 1 logic level. Such a reduction, however, would increase dissipation and

would make it more difficult for T_3 to saturate.

Input		Transistors				Output
A	B	T_1	T_2	T_3	T_4	Y
0	0	Active	Cut-off	Cut-off	Saturation	1
0	1	Active	Cut-off	Cutoff	Saturation	1
1	0	Active	Cut-off	Cut-off	Saturation	1
1	1	Reverse Active	Saturation	Saturation	Cut-off	0

4.3.2 Active Pull-up



It is possible in TTL gates to hasten the charging of output capacitance without corresponding increase in power dissipation with the help of an output circuit arrangement referred to as an **active pull-up or totem-pole** output.

a) For output Y to be in LOW state, transistor T_4 and diode D are cut-off. When the output makes a transition from LOW to HIGH corresponding to any input going to LOW, transistor T_4 enters saturation and supplies current for the charging of the output capacitor with a small time constant. Diode D is used in the circuit to keep T_4 in cut-off when the output is at logic 0. Corresponding to this, T_2 and T_3 are in saturation, therefore,

$$V_{C2} = V_{B4} = V_{BE3,sat} + V_{CE2,sat}$$
$$= 0.8 + 0.2 = 1.0V$$

Since $V_O = V_{CE3,sat} = 0.2V$, the voltage across the base-emitter junction of T_4 and diode D equals 1.0–0.2=0.8V, which means T_4 and D are cut-off.

b) If one of the inputs drops to LOW logic level, T_2 and T_3 go to cut-off. The output voltage cannot change instantaneously (being the voltage across C_o) and because of T_2 going to cut-off, the voltage at the base of T_4 rises driving it to saturation.

4.3.3 WIRED-AND

When the output of TTL NAND gate is connected together it works as if both the outputs are applied to AND gate. Wired-AND connection must not be used for **totem-pole** output circuits because of the current spike problem. TTL circuits with open-collector outputs are available which can be used for wired-AND connections.

4.3.4 OPEN COLLECTOR OUTPUT

In a circuit with open-collector output is the collector resistor R_{C3} of T_3 is missing. The collector terminal C_3 is available outside the IC and the **passive pull-up** is to be connected externally. Naturally, the advantages of active pull-up are not available in this. Gates with open-collector output can be used for **wired -AND** operation.

4.3.5 UNCONNECTED INPUTS

If any input of a TTL gate is left disconnected (open or floating) the corresponding E–B junction of T1 will not be forward-biased. Hence, it acts exactly in the same way as if a logical 1 is applied to that input. Therefore, in TTL ICs, all unconnected inputs are treated as **logical 1s**. However, the unused inputs should

either be connected to some used input(s) or returned to V_{CC} through a resistor.

4.3.6 CLAMPING DIODES



Clamping diodes are commonly used in all TTL gates to suppress the ringing caused from the fast voltage transitions found in TTL. These diodes shown in Fig. clamp the negative undershoot at approximately–0.7V.

4.3.7 VARIOUS TTL SERIES

TTL Series	Prefix	Example IC
Standard TTL	74	7404(hex INVERTER)
Schottky TTL	74S	74S04(hex INVERTER)
Low-power Schottky TTL	74LS	74LS04(hex INVERTER)
Advanced Schottky TTL	74AS	74AS04(hex INVERTER)
Advanced low-power Schottky TTL	74ALS	74ALS04(hex INVERTER)

4.3.8 TTL SERIES CHARACTERISTICS

Performance ratings	74	74S	74LS	74 AS	74ALS	74F
Propagation delay (ns)	9	3	9.5	1.7	4	3
Power dissipation (mW)	10	20	2	8	1.2	6
Speed-power product(pJ)	90	60	19	13.6	4.8	18
Max.clock rate (MHz)	35	125	45	200	70	100
Fan-out(same series)	10	20	20	40	20	33
Voltage parameters						
V_{OH}(min)	2	2.7	2.7	2.5	2.5	2.5
V_{OL}(max)	0	0.5	0.5	0.5	0.5	0.5
V_{IH}(min)	2	2	2	2	2	2
V_{IL}(max)	1	0.8	0.8	0.8	0.8	0.8
Noise Margin	0	0.3	0.3	0.3	0.3	0.3

4.4 EMITTER-COUPLED LOGIC (ECL)

Emitter-coupled logic (ECL) is the fastest of all logic families and therefore is used in applications where very high speed is essential. High speeds have become possible in ECL because the transistors are used in difference amplifier configuration, in which they are never driven into saturation and thereby the storage time is eliminated. Here, rather than switching the transistors from ON to OFF and vice-versa, they are switched between cut-off and active regions. Propagation delays of less than 1 ns per gate have become possible in ECL.



Basically, ECL is realized using difference amplifier in which the emitters of the two transistors are connected and hence it is referred to as **emitter-coupled logic**. A 3-input ECL gate is shown in Fig. above which has three parts:

1. The middle part is the difference amplifier which performs the logic operation.
2. Emitter follower are used for d.c. level shifting of the outputs Note that two output Y1 and Y2 are available in this circuit which are complementary. Y1 corresponds to OR logic and Y2 to NOR logic and hence it is named as an OR/NOR gate.

3. Additional transistors are used in parallel to T1 to get the required fan-in. There is a fundamental difference between all other logic families (including MOS logic) and ECL as far as the supply voltage is concerned. In ECL, the positive end of the supply is connected to ground in contrast to other logic families in which negative end of the supply is grounded. This is done to minimize the effect of noise induced in the power supply and protection of the gate from an accidental short circuit developing between the output of a gate and ground. The symbol of an ECL OR/NOR gate is shown in Fig.



Symbol for 3-input OR/NOR gate

4.4.1 FAN OUT

If all the inputs are LOW, the input transistors are cut-off. Therefore the input resistance is very high. On the other hand, if an input is HIGH, the input resistance is that of an emitter follower which is also high. Therefore, the input impedance is always high. The output resistance is either that of an emitter follower or the forward resistance of a diode (T_3 or T_4 act as a diode) which is always low. Because of the low output impedance and high input impedance, the fan-out is large.

4.4.2 WIRED OR LOGIC

The outputs of two or more ECL gates can be connected to obtain additional logic without using additional hardware. The wired-OR configurations are shown in Fig.



4.4.3 OPEN-EMITTER OUTPUT

Similar to open-collector output in TTL, open-emitter outputs are available in ECL which is useful for wired-OR applications.

4.4.4 UNCONNECTED INPUTS

If any input of an ECL gate is left unconnected, the corresponding E-B junction of the input transistor will not be conducting. Hence it acts as if a logical 0 level voltage is applied to that input. Therefore, in ECL ICs, all unconnected inputs are treated as **logical 0s**.

4.5 MOS LOGIC

MOSFETs have become very popular for logic circuits due to high density of fabrication and low power dissipation. When MOS devices are used in logic circuits, there can be circuits in which either only p or only n-channel devices are used. Such circuits are referred to as PMOS and NMOS logic respectively.
The basic MOS gate is an inverter as shown in Fig. 4.25, in which T1 is an enhancement MOSFET which acts as driver and T_2 is an enhancement MOSFET, which acts as load.



Instead of fabricating diffusion resistor for load, which usually occupies an area about 20 times that of a MOS device, MOSFET itself is used as the load. This makes possible high density of fabrication and therefore MOS logic made large scale integration possible.

The logic levels for the MOS circuits are

V (0) =0

V (1) = V_{DD}

Although the MOS logic circuits are identical in configuration to bipolar DCTL, the problem of current hogging is not present.

4.5.1 MOSFET NAND and NOR Gates

NOR gates can be obtained by using multiple drivers in parallel, whereas for NAND gates the drivers are to be connected in series.



NOR Gate		
Inputs		Output
A	B	Y
0	0	V_{DD}
0	V_{DD}	0
V_{DD}	0	0
V_{DD}	V_{DD}	0

NAND Gate		
Inputs		Output
A	B	Y
0	0	**V_{DD}**
0	V_{DD}	**V_{DD}**
V_{DD}	0	**V_{DD}**
V_{DD}	V_{DD}	**0**

1. In the NOR gate if both inputs are 0, both transistors T_1 and T_2 are OFF $(I_{D1}=I_{D2}=0)$ hence the output is V_{DD}. If either one or both of the inputs are V(1) = V_{DD}, the corresponding FETs will be ON and the output is 0 V.
2. In the NAND gate if either one or both the inputs are V(0) =0, the corresponding FETs will be OFF, the voltage across the load FET will be 0, hence the output is V_{DD}. If both inputs are V(1) = V_{DD}, both $T_1$and T_2 are ON and the output is 0

4.6 CMOS LOGIC

A complementary MOSFET (CMOS) is obtained by connecting a p-channel and an n-channel MOSFET in series, with drains tied together and the output is taken at the common drain. Input is applied at the common gate formed by connecting the two gates together. In a CMOS, p-channel and n-channel enhancement MOS devices are fabricated on the same chip, which makes its fabrication more complicated and reduces the packing density. But because of negligibly small power consumption, CMOS is ideally suited for battery operated systems.

4.6.1 CMOS INVERTER



The basic CMOS logic circuit is an inverter shown in Fig. For this circuit the logic levels are 0 V (logic 0) and V_{DD} (logic 1). When

$V_{IN} = V_{DD}$, T_1 turns ON and T_2 turns OFF. Therefore $V_O = 0V$, and since the transistors are connected in series the current I_D is very small. On the other hand, when $V_{IN} = 0V$, turns OFF and T_2 turns ON giving an output voltage. In either logic state, T_1 or T_2 is OFF and the quiescent power dissipation which is the product of the OFF leakage current and is very low.

Characteristics	RTL	DTL	TTL (Activeb Pull - up)	STTL (High Speed)	ECL	I^2L	MOS	CMOS
Basic gate(s)	NOR	NAND (NOR)	NAND	NAND	NAND (NOR)	NAND	NAND (NOR)	NAND (NOR)
Power supply (V)	2.5	4.7	3.8	3.8	3.6	3.6	3.8	3v to 15v
Fan- out	5	8	10	20	25	12	12	50
Power dissipation (mW)	20	9	2.4	20	25	0.1 to 100	0.1	2.5nw to 10nw
Propagation delay (ns)	500	25	9ns	3	0.3	0.7 to 20	4.3	4.3
Noise Margin (V)	0.3	2.4	0.4	0.3	0.25	0.4	2.5	2.5

4.6.2 TRANSMISSION GATE



A CMOS transmission gate controlled by gate voltages C and $\bar{C}$ is shown in Fig.
Assume C = 1.

1) IA= V (1) f, then T_1 is OFF and T_2 conducts in the ohmic region because there is no voltage applied at the drain. Therefore, T_2 behaves as a small resistance connecting the output to the input and B= A= V (1).
2) Similarly, if A= V (0), then T_2 is OFF and T_1 conducts, connecting the output to the input and B=A= V (0). This means the signal is transmitted from A to B when C = 1.
   In a similar manner, it can be shown that if C=0, transmission is not possible. In this gate the control C is binary; whereas the input at A may be either digital or analog [the instantaneous value must lie between V(0) and V(1)].

4.7 COMPARISON BETWEEN LOGIC FAMILIES

GATE QUESTIONS(EC)

Q.1 The output of the 74 series GATE of TTL gates is taken from a BJT in

a) totem pole and common collector configuration
b) either totem pole or open collector configuration
c) common base configuration
d) common collector configuration

[GATE -2003]

Q.2 The DTL, TTL, ECL and CMOS family GATE of digital ICs are compared in the following 4 columns

	(P)	(Q)	(R)	(S)
Fan out is Minimum Power	DTL	DTL	TTL	CMOS
Consumption is minimum	TTL	CMOS	ECL	DTL
Propagation delay is minimum	CMOS	ECL	TTL	TTL

The correct column is

a) P b) Q
c) R d) S

[GATE -2003]

Q.3 Given figure is the voltage transfer characteristic of



a) an NMOS inverter with enhancement mode transistor as load
b) an NMOS inverter with depletion mode transistor as load
c) a CMOS inverter
d) a BJT inverter

[GATE -2004]

Q.4 The transistors used in a portion of the TTL gate shown in the figure have a β=100 .The base-emitter voltage of is 0.7 V for a transistor in active region and 0.75 V for a transistor in saturation. If the sink current I=1mA and the output is at logic 0, then current I_R will be equal to



a)0.65mA b)0.70mA
c)0.75mA d)1.00 mA

[GATE -2005]

Q.5 Both transistors T_1 and T_2 shown in the figure , have a threshold voltage of 1 Volts. The device parameters K_1 and K_2 of T_1 and T_2 are, respectively, $36\mu A/V^2$ and $9\mu A/V^2$. The output voltage V_0 is



a)1 V b)2V
c)3 V d)4V

[GATE -2005]

Q.6 In the circuit shown



a) $Y = \overline{A}\overline{B} + \overline{C}$ b) $Y = (A + B)C$

c) $Y = (\overline{A} + \overline{B})\overline{C}$ d) $Y = AB + C$

[GATE -2012]

Q.7 The output (Y) of the circuit shown in the figure is



a) $\overline{A} + \overline{B} + C$ b) $A + \overline{B}.\overline{C} + A.\overline{C}$

c) $\overline{A} + B + \overline{C}$ d) $A + B + \overline{C}$

[GATE-2014]

Q.8 The logic functionality realized by the circuit shown below is



a) OR b) XOR

c) NAND d)AND

[GATE-2016]

Q.9 For the circuit shown in the fig. P and Q are the inputs and Y is the output.



The logic implementation by the circuit is

a) XNOR b) XOR

C) NOR d) OR

[GATE-2017]

Q.10 A 2 x 2 ROM array is built with the help of diodes as shown in the circuit below. Here W_0 and W_1 are signals that select the word lines and B_0 and B_1 are signals that are output of the sense amps based on the stored data corresponding to the bit lines during the read operation.



$$\begin{array}{c} \\ W_0 \\ W_1 \end{array} \begin{array}{c} \begin{array}{cc} B_0 & B_1 \end{array} \\ \begin{bmatrix} D_{00} & D_{01} \\ D_{10} & D_{11} \end{bmatrix} \end{array}$$

Bits stored in the ROM Array

During the read operation, the selected word line goes high and the other word line is in a high impedance state. As per the implementation shown in the circuit diagram above, what are the bits corresponding to D_{ij} (where i = 0 or 1 and j = 0 or 1) stored in the ROM?

a) $\begin{pmatrix} 1 & 0 \\ 0 & 1 \end{pmatrix}$ b) $\begin{pmatrix} 0 & 1 \\ 1 & 0 \end{pmatrix}$

c) $\begin{pmatrix} 1 & 0 \\ 1 & 0 \end{pmatrix}$ d) $\begin{pmatrix} 1 & 1 \\ 0 & 0 \end{pmatrix}$

[GATE-2018]

Q.11 The logic function $f(X, Y)$ realized by the given circuit is



A)NOR b)AND

c)NAND d) XOR

[GATE-2018]

ANSWER KEY:

1	2	3	4	5	6	7	8	9	10
(b)	(b)	(c)	(c)	(c)	(a)	(a)	(d)	*	(a)
11									
(d)									

EXPLANATIONS

Q.1 **(b)**

Q.2 **(b)**

Q.3 **(c)**

Q.4 **(c)**

$I = I_C = 1mA$

$(\therefore \text{BJT is in saturation.})$

$V_{B_{E_{sat}}} = 0.75$

$\Rightarrow 0.75 = I_R . 1k\Omega$

$I_R = 0.75mA$

Q.5 **(c)**

$I_{D_1} = I_{D_2}$

$K_1\left(V_{GS_1} - V_t\right)^2 = K_2\left(V_{GS_2} - V_t\right)^2$

$\Rightarrow 36\left(5 - V_0 - 1\right)^2 = 9\left(V_0 - 0 - 1\right)^2$

$\Rightarrow V_0 = 3V$



Q.6 **(a)**

Series combination of n-mos is equivalent to AND and parallel combination is equivalent to OR

So, $Y = \overline{C.(A+B)}$

$Y = \overline{C} + \overline{(A+B)}$

$Y = \overline{C} + \overline{A}.\overline{B}$

Q.7 **(a)**



This circuit is CMOS implementation

If the NMOS is connected in series, then the output expression is product of each input with complement to the final product.

So, $Y = \overline{A.B.\overline{C}}$

$= \overline{A} + \overline{B} + C$

Q.8 **(d)**

Q.10 (a)



When $W_0 = V_{DD}$, $B_0 = V_{DD}$; else $B_0 = 0$

When $W_1 = V_{DD}$, $B_1 = V_{DD}$; else $B_1 = 0$

So, $B_0 = W_0$ and $B_1 = W_1$

Hence,

$$\begin{matrix} & B_0 & B_1 \\ W_0 & D_{00} & D_{01} \\ W_1 & D_{10} & D_{11} \end{matrix} = \begin{matrix} & B_0 & B_1 \\ W_0 & 1 & 0 \\ W_1 & 0 & 1 \end{matrix}$$

Hence, the correct option is (A).

Q.11 (d)



X	Y	P_1	P_2	P_3	P_4	N_1	N_2	N_3	N_4	f(X,Y)
0	0	OFF	ON	ON	OFF	ON	ON	OFF	OFF	0
0	1	OFF	OFF	ON	ON	ON	OFF	OFF	ON	1
1	0	ON	ON	OFF	OFF	OFF	ON	ON	OFF	1
1	1	ON	OFF	OFF	ON	OFF	OFF	ON	ON	0

$$f\left(X,Y\right)=\overline{X}Y+X\overline{Y}=X\oplus Y$$

GATE QUESTIONS(EE)

Q.1 A memory system has a total of 8 memory chips, each with 12 address lines and 4 data lines. The total size of the memory system is

a) 16kbytes b) 32 Kbytes
c) 48 Kbytes d) 64kbytes

[GATE-2003]

Q.2 A TTL NOT gate circuit is shown in figure. Assuming V_{BE}=0.7 V of both the transistors, if $V_i = 3.0\,V$ then the sates of the two transistors will be



a) Q_1 ON and Q_2 OFF
b) Q_1 reverse ON and Q_2 OFF
c) Q_1 reverse ON and Q_2 ON
d) Q_1 OFF and Q_2 reverse ON

[GATE-2006]

Q.3 The increasing order of speed of data access for the following devices is

i. Cache Memory
ii. CD-ROM
iii. Dynamic RAM
iv. Processor Registers
v. Magnetic Tape

a) (v),(ii),(iii)(iv),(i)
b) (v)(ii),(iii),(i),(iv)
c) (ii),(i),(iii),(iv),(v)
d) (v),(ii),(i),(iii),(iv)

[GATE-2009]

Q.4 The TTL circuit shown in the figure is fed with the waveform X (also shown). All gates have equal propagation delay of 10ns. The output Y of the circuit



[GATE-2010]

Q.5 In the circuit shown below, Q_1 has negligible collector –to –emitter saturation voltage and the diode drops negligible voltage across it number forward bias. If IV_{cc} is +5V,X and Y are digital signals with 0 Vas logic 0 and V_{cc} as logic 1, then the Boolena expression for Z is



a) XY b) $\bar{X}Y$

c) $X\bar{Y}$ d) $\overline{XY}$

[GATE-2013]

Q.6 A hysteresis type TTL inverter is used to realize an oscillator in the circuit shown in the figure.



If the lower and upper trigger level voltages are 0.9 and 1.7 V, the period (in ms), for which output is LOW, is…….

[GATE-2014-03]

Q.7 The logical gate implemented using the circuit shown below where, V_1 and V_2 are inputs (with 0V as digital 0 and 5V as digital 1) and V_{output} is the output, is



a) NOT
b) NOR
c) NAND
d) XOR

[GATE-2017-01]

ANSWER KEY:

1	2	3	4	5	6	7
(a)	(c)	(b)	(a)	(b)	0.63	(b)

EXPLANATIONS

Q.1 (a)

Total size of the memory $= n \times D \times 2^A$

$= 4 \times 8 \times 2^{12}$

$= 128$kbits

$= 16$kbyte

Q.2 (c)

When $V_i = 3\,V$ then Q_1 will be in reverse active mode i.e reverse ON and Q_2 wil be ON.

Q.3 (b)

Access time register is very less than that from a memory access .So speed of data access is fastest in case of processor registers.

Second highest is cache memory because its size is small so searching of data takes less time.

So option (b) is right option satisfying above two.

Q.4 (a)



Q.5 (b)

X	Y	Q	Z
0	0	OFF	0
0	+5V	OFF	+5V
+5V	0	ON	0
+5V	+5V	ON	0

$Z = \bar{X}Y$

Q.6 0.63

Q.7 (b)

GATE QUESTIONS(IN)

Q.1 A CMOS implementation of a logic gate is shown in the following figure:



The Boolean logic function realized by the circuit is

a) AND b) NAND
c) NOR d) OR

[GATE-2007]

Q.2 The diodes in the circuit shown are ideal. A voltage of 0V represents logic 0 and +5V represents logic 1. The function Z realized by the circuit for inputs X and Y is



a) $Z=X+Y$ b) $Z=XY$
c) $Z=\overline{X+Y}$ d) $Z=\overline{XY}$

[GATE-2009]

Q.3 In the circuit shown below, Q_1 has negligible collector –to –emitter saturation voltage & the diode drops negligible voltage across it number forward bias. If I V_{cc} is +5V, X and Y are digital signals with 0 Vas logic 0 and V_{cc} as logic 1, then the Boolena expression for Z is



a) X Y b) $\overline{X}Y$
c) $X\overline{Y}$ d) $\overline{XY}$

[GATE-2013]

Q.4 The figure is a logic circuit with inputs A and B and output Y. V_{ss} = + 5 V. The circuit is of type



a) NOR b) AND
c) OR d) NAND

[GATE-2014]

ANSWER KEY:

1	2	3	4
(c)	(b)	(b)	(d)

EXPLANATIONS

Q.1 **(c)**
NOR Gate

Q.2 **(b)**
When any of X or Y is zero, $Z = 0$.
For X=Y=1.Z=1

Q.3 **(b)**

X	Y	Q	Z
0	0	OFF	0
0	+5V	OFF	+5V
+5V	0	ON	0
+5V	+5V	ON	0

$Z=\overline{X}Y$

Q.4 **(d)**
Given circuit is CMOS implementation of digital function. CMOS containing two type of transistant network, generally upper network containing PMOS and lower network containing NMOS. Irrespective of detail operation of any individual network or transistors, by inspection we can find out the output expression. If the Nmos transistors are connected in series, then take the products of their inputs with overall complement, OR if the pmos transistor are connected in parallel, then take the products of their input switch overall complement. So, Y $\overline{A.B}$ and this is the Boolean expression

5 COMBINATIONAL CIRCUITS

5.1 INTRODUCTION

Digital circuits are classified into 2 types:
1) Combinational circuits
2) Sequential circuits

Combinational logic circuit refers to circuits whose output is strictly depended on the present value of the inputs. As soon as inputs are changed, the information about the previous inputs is lost, that is, combinational logics circuits have no memory. The examples of combinational logic circuits are adders, subtractors, multiplexers, demultiplexers, encoders and decoders.



5.2 ADDERS

In electronics, an adder or summer is a digital circuit that performs addition of numbers. In many computers and other kinds of processors, adders are used not only in the arithmetic logic unit(s), but also in other parts of the processor, where they are used to calculate addresses, table indices, and similar operations.

5.2.1 HALF ADDER

The **half adder** adds two single binary digits A and B. It has two outputs, sum (S) and carry (C). The carry signal represents an overflow into the next digit of a multi-digit addition.



The input variables of a half adder are A & B. The output variables are the sum and carry. The truth table for the half adder is:

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Solving for Sum & Carry using K-map we get,

$$\text{Sum}(S) = \sum m(1,2) = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{Carry}(C) = \sum m(3) = AB$$

The implementation of half adder using X–OR and an AND gates shown below



5.2.2 FULL ADDER

A **full adder** adds three one-bit numbers, often written as A, B, and C_{in}. A&B are the bits to be added and C_{in} is a carry generated from previous addition.



The input variables of a full adder are A & B and C_{in}. The output variables are the sum and carry. The truth table for the full adder is:

A	B	Sum	Carry
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1

1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Solving for Sum & Carry using K-map we get, $\text{Sum}(S) = \sum m(1,2,4,7) = \overline{A}\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + A\overline{B}\overline{C}_{in} + ABC_{in} = A \oplus B \oplus C$

$\text{Carry}(C) = \sum m(3,5,6,7)$

$= \overline{A}BC_{in} + A\overline{B}C_{in} + AB\overline{C}_{in} + ABC_{in}$

$= AB + AC_{in} + BC_{in}$

The implementation of full adder using X–OR, AND & OR gates shown below



Note:

- A full adder can be implemented using 2 half adder as



- A half adder can be implemented using 5 NAND or 5 NOR gates only.
- A full adder can be implemented using 9 NAND or 9 NOR gates only.

5.2.3 PARALLEL ADDER

The ripple carry adder is constructed by cascading full adders blocks in series. One full adder is responsible for the addition of two binary digits at any stage of the ripple carry. The carryout of one stage is fed directly to the carry-in of the next stage.

A number of full adders may be added to the ripple carry adder or ripple carry adders of different sizes may be cascaded in order to accommodate binary vector strings of larger sizes. For an n-bit parallel adder, it requires n computational elements (FA). Figure 4 shows an example of a parallel adder: a 4-bit ripple-carry adder. It is composed of four full adders.



5.2.4 CARRY LOOK AHEAD ADDER

In the ripple-carry adder, its limiting factor is the time it takes to propagate the carry. The carry look-ahead adder solves this problem by calculating the carry signals in advance, based on the input signals. The result is a reduced carry propagation time. To be able to understand how the carry look-ahead adder works, we have to manipulate the Boolean expression dealing with the full adder. The Propagate P and generate G in a full-adder, is given as:

$P_i = A_i \oplus B_i$ Carry propagate

$G_i = A_i \text{ e } B_i$ Carry generate

Note that both propagate and generate signals depend only on the input bits and thus will be valid after one gate delay.

The new expressions for the output sum and the carryout are given by:

$Si = P_i \oplus C_{i-1}$

$C_{i+1} = G_i + P_i C_i$

These equations show that a carry signal will be generated in two cases:

1) If both bits A_i and B_i are 1

2) If either A_i or B_i is 1 and the carry-in C_i is1.

Let's apply these equations for a 4-bit adder:

$C_1 = G_0 + P_0 C_0$

$$C_2 = G_1 + P_1C_1 = G_1 + P_1(G_0 + P_0C_0)$$
$$= G_1 + P_1G_0 + P_1P_0C_0$$
$$C_3 = G_2 + P_2C_2$$
$$= G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$$
$$C_4 = G_3 + P_3C_3$$
$$= G_3 + P_3G2 + P_3P2G_1 + P3P_2P_1G_0 + P3P_2P_1P_0C_0$$

These expressions show that C_2, C_3 and C_4 do not depend on its previous carry-in. Therefore C_4 does not need to wait for C_3 to propagate. As soon as C_0 is computed, C_4 can reach steady state. The same is also true for C_2 and C_3. The general expression is

$$C_{i+1} = G_i + P_iG_i - 1 + P_iP_i - 1G_i - 2 + ...P_iP_i - 1....P_2P_1G_0 + P_iP_i - 1....P_1P_0C_0.$$



5.3 SUBTRACTORS

Subtractor is the one which used to subtract two binary numbers and provides Difference and Borrow as an output. Basically we have two types of subtractor.

5.3.1 HALF SUBTRACTOR

A **Half Subtractor** is used for subtracting one single bit binary number from another single bit binary number.



The input variables of a half subtractor are A & B. The output variables are the difference and borrow. The truth table for the half adder is:

A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Solving for Sum & Carry using K-map we get,

$$\text{Sum}(S) = \sum m(1,2) = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{Carry}(C) = \sum m(1) = \bar{A}B$$

The implementation of half adder using X–OR and an AND gates shown below



5.3.2 FULL SUBTRACTOR

A logic Circuit which is used for subtracting 3 single bit binary numbers is known as **full subtractor**.



The input variables of a full subtractor are A & B and C (borrow input). The output variables are the difference & borrow. The truth table for the full adder is:

A	B	Difference	Borrow
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Solving for Difference & Borrow using K-map we get,

$$\text{Sum}(S) = \sum m(1,2,4,7)$$

$= \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} + ABC = A \oplus B \oplus C$

$\text{Carry}(C) = \sum m(1,2,3,7)$

$= \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}B\,C + ABC$

$= \overline{A}B + \overline{A}C + BC$

The implementation of full subtractor using X–OR, AND & OR gates shown below



Note:

- A full subtractor can be implemented using 2 half subtractor as



- A half subtractor can be implemented using 5 NAND or 5 NOR gates only.
- A full subtractor can be implemented using 9 NAND or 9 NOR gates only.

5.4 MULTIPLEXER

A Multiplexer is a combinational circuit that selects one of the 2^n input signals $(I_0, I_1, I_2, \ldots I_{(2^n-1)})$ to be passed to the single output line Y depending on the input applied to the select lines $(S_0, S_1, S_2, \ldots S_n)$. A multiplexer is also called a **data selector**.



5.4.1 2 x 1 MULTIPLEXER

A 2×1 multiplexer uses one control switch (S_0) to connect one of two input data lines $(I_0 \text{ or } I_1)$ to a single output (Y).



S_0	Y
0	I_0
1	I_1

Truth table 2x1 MUX is shown above

$Y = \overline{S}_0 I_0 + S_0 I_1$



5.4.2 4 x 1 MULTIPLEXER

A 4 x 1 multiplexer uses 2 control switch (S_1&S_0) to connect one of two input data lines ($I_0, I_1, I_2 \text{or} I_3$) to a single output (Y).



S_1	S_0	Y
0	0	I_0
1	1	I_1
1	0	I_2
1	1	I_3

From truth table, the output

$Y = \overline{S}_1 \overline{S}_2 I_0 + \overline{S}_1 S_0 I_1 + S_1 \overline{S}_0 I_2 + S_1 S_0 I_3$



Example:
Design an 8 x 1 MUX using 4 x 1 & 2 x 1 MUX.

Solution:



Note:

- MUX is called as a universal logic because all gates can be designed using MUX.
- A 2 x 1 MUX & 1 NOT gate can be used to implement all the Boolean functions of 2 variables.
- A 3 x 1 MUX can be used to implement all the Boolean functions of 2 variables & some functions of 3 variables (not all functions of 3 variables).
- A 3 x 1 MUX & 1 NOT gate can be used to implement all the Boolean functions of 2 variables & three variables.

5.5 DEMULTIPLEXER



A multiplexer takes several inputs and transmits one of them to the output. A demultiplexer (DEMUX) performs the reverse operation i.e. it takes a single input and distributes it over several outputs. A demultiplexer is also called as data distributor.

5.5.1 1 x 4 DEMULTIPLEXER

A 1 x 4 demultiplexer has 1 input, 4 outputs and 2 select lines. So depending on the value of select lines the input is transferred to the corresponding output port.



S_1	S_0	Y_0	Y_1	Y_2	Y_3
0	0	I	0	0	0
0	1	0	I	0	0
1	0	0	0	I	0
1	1	0	0	0	I

From the truth table,

$$y_0 = \bar{S}_1 \bar{S}_0 I$$

$$y_1 = \bar{S}_1 S_0 I$$

$$y_2 = S_1 \bar{S}_0 I$$

$$y_2 = S_1 S_0 I$$

5.6 DECODER

As its name indicates, a decoder is a circuit component that decodes an input code. Given a binary code of n-bits, a decoder will tell which code is this out of the 2^n possible codes. A decoder is binary to other codes convertor e.g. a 3 x 8 decoder converts binary to octal.



5.6.1 2 x 4 DECODER

A 2x4 decoder has two inputs & 4 output lines.



E	A	B	y_0	y_1	y_2	y_3
0	x	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

Solving for y_0, y_1, y_2, y_3 we get,



$y_0 = \overline{A}\,\overline{B}$

$y_1 = \overline{A}B$

$y_2 = A\overline{B}$

$y_3 = AB$

Note:

- A 2x4 decoder can be used to implement half adder & half subtractor circuits.

  Sum = Difference = $y_1 + y_2$

  Carry = y_3

  Borrow = y_1

5.6.2 3 x 8 DECODER

A 3x8 decoder has 3 inputs & 8 outputs. It converts a 3 bit binary number into octal.



E	A	B	C	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1



Note:

A 3x8 decoder can be used to implement full adder & full subtractor.

Sum = difference = $y_1 + y_2 + y_4 + y_7$

carry = $y_3 + y_5 + y_6 + y_7$

Borrow = $y_1 + y_2 + y_3 + y_7$

5.7 ENCODER

The encoder is a combinational circuit that performs the reverse operation of the decoder. The encoder has a maximum of 2^n inputs and n outputs. An encoder converts other codes into binary. It generates a binary output according to the bit set at the input side.



Note:

If more than 1 input bits can set simultaneously then a priority encoder should be used which gives priority to the highest input among the set input lines & generates corresponding binary output.

GATE QUESTIONS(EC)

Q.1 In the TTL circuit in the figure, S_2 and S_0 are select lines and X_7 and X_0 are input lines. S_0 and X_0 are LSBs. The output Y is



a) indeterminate
b) $A \oplus B$
c) $\overline{A \oplus B}$
d) $\overline{C}\left(\overline{A \oplus B}\right) + C\left(A \oplus B\right)$

[GATE -2001]

Q.2 If the input X_3, X_2, X_1, X_0 to the ROM in the figure are 8 4 2 1 BCD numbers, then the outputs Y_3, Y_2, Y_1, Y_0 are



a) gray code numbers
b) 2 4 2 1 BCD numbers
c) excess-3 code numbers
d) none of the above

[EC-GATE -2002]

Q.3 Without any additional circuitry, an 8:1 MUX can be used to obtain
a) some but not all Boolean functions of 3 variables
b) all functions of 3 variables but none of 4 variables
c) all functions of 3 variables and some but not all of 4 variables
d) all functions of 4 variables

[GATE -2003]

Q.4 The circuit shown in the figure has 4 boxes each described by inputs P,Q,R and outputs Y,Z with

$Y = P \oplus Q \oplus R$

$Z = RQ + \overline{P}R + Q\overline{P}$



The circuit acts as a
a) 4 bit adder giving P+Q
b) 4 bit subtractor giving P-Q
c) 4 bit subtractor giving Q-P
d) 4 bit adder giving P+Q+R

[GATE -2003]

Q.5 The circuit shown in the figure converts



a) BCD to binary code
b) Binary to excess-3 code
c) Excess-3 to Gray code
d) Gray to Binary code

[GATE -2003]

Q.6 The Boolean function f implemented in the figure using two input multiplexers is



a) $A\bar{B}C + AB\bar{C}$ b) $ABC + A\bar{B}\bar{C}$

c) $\overline{A}BC + \overline{A\ BC}$ d) $\overline{AB}\ C + \overline{A}\ B\ \overline{C}$

[GATE -2005]

Q.7 An I/O peripheral device shown in the figure below is to be interfaced to an 8085 microprocessor. To select the I/O device in the I/O address range D4 H-D7 H, its chip select ($\overline{CS}$) should be connected to the output of the decoder shown in the figure



a)output 7 b)output5

c)output 2 d)output 0

[GATE -2006]

Q.8 In the following circuit, X is given by



a) $X = A\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}C + ABC$

b) $X = \bar{A}BC + A\bar{B}C + AB\bar{C} + \bar{A}\bar{B}\bar{C}$

c) $X = A\ B + B\ C + A\ C$

d) $X = \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}\bar{C}$

[GATE -2007]

Q.9 For the circuit shown in the following figure, $l_0 - l_3$ are inputs to the 4:1 multiplexer. R(MSB) and S are control bits.



The output Z can be represented by

a) $PQ + P\bar{Q}S + \overline{QRS}$

b) $P\bar{Q} + PQ\bar{R} + \overline{PQS}$

c) $P\overline{QR} + \bar{P}QR + PQRS + \overline{QRS}$

d) $PQ\bar{R} + PQR\bar{S} + P\overline{QRS} + \overline{QRS}$

[GATE -2008]

Statement for Linked Answer Q.10 & Q.11:

Two products are sold from a vending machine, which has two push buttons P_1 and P_2 .When a button is pressed, the price of the corresponding products is displayed in 7-segment display.

If no buttons are pressed,'0' is displayed, signifying 'Rs. 0'

If only P_1 is pressed, '2' is displayed ,signifying 'Rs.2'

If only P_2 is pressed, '5'is displayed, signifying 'Rs.5'

If both P_1 and P_2 are pressed, 'E' is displayed, signifying 'Error'

The names of the segments in the 7-segment display, and the glow of the display for '0','2','5' and 'E' are shown below.



Consider

i) push button pressed /not pressed in equivalent to logic 1/0 respectively.

ii) a segment glowing /not glowing in the display is equivalent to logic 1/0 respectively

Q.10 If segments a to g are considered as functions of P_1 and P_2 then which of the following is correct?

a) $g = \overline{P}_1 + P_2, d = c + e$

b) $g = P_1 + P_2, d = c + e$

c) $g = \overline{P}_1 + P_2, e = b + c$

d) $g = P_1 + P_2, e = b + c$

[GATE -2009]

Q.11 What are the minimum numbers of NOT gates and 2-input OR gates required to design the logic of the diver for this 7-segment display?

a) 3 NOT and 4 OR

b) 2 NOT and 4 OR

c) 1 NOT and 3 OR

d) 2 NOT and 3 OR

[GATE -2009]

Q.12 What are the minimum number of 2-to-1 multiplexers required to generate a 2-input AND gate and a 2-input Ex-OR gate?

a)1 and 2 b) 1 and 3

c)1 and 1 d)2 and 2

[GATE -2009]

Q.13 The Boolean function realized by the logic circuit shown is



a) $F = \sum m(0,1,3,5,9,10,14)$

b) $F = \sum m(2,3,5,7,8,12,13)$

c) $F = \sum m(1,2,4,5,11,14,15)$

d) $F = \sum m(2,3,5,7,8,9,12)$

[GATE -2010]

Q.14 The logic function implemented by the circuit below is (ground implies a logic "0")



a) $F = \text{AND}(P,Q)$ b) $F = \text{OR}(P,Q)$

c) $F = \text{XNOR}(P,Q)$ d) $F = \text{XOR}(P,Q)$

[GATE -2011]

Q.15 The output Y of a 2-bit comparator is logic 1 whenever the 2- bit input A is greater than the 2-bit input B. The number of combinations for which the output is logic 1, is

a)4 b)6

c)8 d)10

[GATE -2012]

Q.16 In a half-subtractor circuit with X and Y as inputs, the Borrow (M) and Difference $(N = X - Y)$ are given by

a) $M = X \oplus Y,\ N = XY$

b) $M = XY,\ N = X \oplus Y$

c) $M = \overline{X}Y, N = X \oplus Y$

d) $M = XY\ , N = \overline{X \oplus Y}$

[GATE-2014]

Q.17 Consider the multiplexer based logic circuit shown in the figure.



Which one of the following Boolean functions is realized by the circuit?

a) $F = W\overline{S}_1\overline{S}_2$

b) $F = WS_1 + WS_2 + S_1S_2$

c) $F = \overline{W} + S_1 + S_2$

d) $F = W \oplus S_1 \oplus S_2$

[GATE-2014]

Q.18 In the circuit shown, W and Y are MSBs of the control inputs. The output F is given by



a) $F = W\overline{X} + \overline{W}X + \overline{Y}\overline{Z}$

b) $F = W\overline{X} + \overline{W}X + \overline{Y}Z$

c) $F = W\overline{X}\overline{Y} + \overline{W}X\overline{Y}$

d) $F = (\overline{W} + \overline{X})\overline{Y}\overline{Z}$

[GATE-2014]

Q.19 If X and Y are inputs and the Difference (D = X –Y) and the Borrow (B) are the outputs, which one of the following diagrams implements a half-subtractor?

a)



b)



c)



d)



[GATE-2014]

Q.20 An 8-to-1 multiplexer is used to implement a logical function Y as shown in the figure. The output Y is given by



a) $Y = A\overline{B}C + A\overline{C}D$

b) $Y = \overline{A}BC + A\overline{B}D$

c) $Y = AB\overline{C} + \overline{A}CD$

d) $Y = \overline{A}\overline{B}D + A\overline{B}C$

[GATE-2014]

Q.21 A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sum-propagation delay of each FA is 15 ns. The worst case delay (in ns) of this 16-bit adder will be _____.



[GATE-2014]

Q.22 A four-variable Boolean function is realized using 4×1 multiplexers as shown in the figure.



The minimized expression for $F(U,V,W,X)$

a) $(UV+\bar{U}\bar{V})\bar{W}$

b) $(UV+\bar{U}\bar{V})(\bar{W}\bar{X}+\bar{W}X)$

c) $(U\bar{V}+\bar{U}V)\bar{W}$

d) $(U\bar{V}+\bar{U}V)(\bar{W}\bar{X}+\bar{W}X)$

[GATE-2018]

ANSWER KEY:

1	2	3	4	5	6	7	8	9	10	11	12	13	14
(b)	(b)	(c)	(b)	(d)	(a)	(b)	(a)	(a)	(b)	(d)	(a)	(d)	(d)
15	**16**	**17**	**18**	**19**	**20**	**21**	**22**						
(b)	(c)	(d)	(c)	(a)	(c)	195	(c)						

EXPLANATIONS

Q.1 (b)

Floating input is accepted by TTL logic gate as logic 1

Hence $S_2 = 1$

S_2 1	S_1 B	S_o A	Y
1	0	1	1
1	0	1	1
1	1	0	1
1	1	1	0



$Y = A \oplus B$

Q.2 (b)

				2	4	2	1	
x_3	x_3	x_3	x_3	y_3	y_3	y_3	y_3	
0	0	0	0	0	0	0	0	→ 0
0	0	0	1	0	0	0	1	→ 1
0	0	1	0	0	0	1	0	→ 2
0	0	1	1	0	0	1	1	→ 3
0	1	0	0	0	1	0	0	→ 4
0	1	0	1	0	1	0	1	→ 5
0	1	1	0	1	1	0	0	→ 6
0	1	1	1	1	1	0	1	→ 7
1	0	0	0	1	1	1	0	→ 8
1	0	0	1	1	1	1	1	→ 9

$\therefore$ It is 8 4 2 1 BCD to 2 4 2 1 BCD

Q.3 (c)

Q.4 (b)

$Y = D = P \otimes Q \otimes R$

$Z = \text{Borrow} = RQ + \overline{P}R + Q\overline{P}$

Q.5 (d)



$w = a$

$x = a \oplus b$

$y = c \oplus x(a + b)$

$z = d \oplus y(a + b + c)$

By substituting given options in the Boolean equations of two circuits, it shows Gray to binary code converter. The input=1010 and output =1100. The circuit is converting Gray code number to Binary code number.

Q.6 **(a)**

$f = E.A$

$E = \bar{B}C + B\bar{C}$

$\therefore \quad f = A\bar{B}C + AB\bar{C}$

A	B	C	f
1	0	1	1
1	1	0	1

Q.7 **(b)**



$\therefore$ O/P taken from 5th

Q.8 **(a)**

Let the output of first MUX is Y

So, $Y = \bar{A}B + A\bar{B} = A \oplus B$

$X = \bar{Y}C + Y\bar{C} = Y \oplus C$

So $X = A \oplus B \oplus C$

$= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$

Q.9 **(a)**

$Z = PRS + PQR\bar{S} + P\bar{R}S + \left(P + \bar{Q}\right)\bar{R}\bar{S}$

Mapping above terms in Karnaugh map



Q.10 **(b)**

P_1	P_2	a	b	c	d	e	f	g
0	0	1	1	1	1	1	1	0
0	1	1	0	1	1	0	1	1
1	0	1	1	0	1	1	0	1
1	1	1	0	0	1	1	1	1

a=1

$b = \bar{P}_2$ ...1(NOT)

$c = \bar{P}_1$ ...1(NOT)

$d = 1 = c + e$

$e = P_1 + \bar{P}_2$ ...1(OR)

$f = \bar{P}_1 + P_2$ ...1(OR)

$g = P_1 + P_2$ ...1(OR)

$\Rightarrow g = P_1 + P_2$

$d = 1 = C + e$

Q.11 **(d)**

2-NOTgates

3-OR gates

Q.12 **(a)**



$Y = \bar{S}.I_0 + S_1I_1$

$= \bar{A}.0 + AB$

=AB

AND GATE

Similarly EX OR gate required 2 MUX of 2×1

Q.13 **(d)**

$F(A, B, C, D) = \bar{A}\bar{B}C + \bar{A}BD + A\bar{B}\bar{C} + AB(\bar{C}\bar{D})$

$= \bar{A}\bar{B}C(D + \bar{D}) + \bar{A}B(C + \bar{C})D + A\bar{B}\bar{C}(D + \bar{D}) + AB\bar{C}\bar{D}$

Placing above minterms in Karnaugh map,



So, $F = \sum m(2, 3, 5, 7, 8, 9, 12)$

Q.14 (d)



P	Q	F
0	0	0
0	1	1
1	0	1
1	1	0

$F = P \oplus Q$

Q.15 (b)

A 1	A 0	B 1	B 0	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

From the truth table we see that the number of times 'Y' becomes 1 is 6

Q.16 (c)

Function table for Half –Substractor is

X	Y	Difference (N)	Borrow (M)
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Hence, $N = X \oplus Y$ and $m = \overline{X}Y$

Q.17 (d)



Output of first MUX =

$W\overline{S_1} + \overline{W}S1 = w \oplus S_1$

Let $Y = w \oplus S_1$

Output of second MUX = $Y\overline{s_1} + \overline{Y}s_2$

$= Y \oplus s_2$

$= w \oplus S_1 + S_2$

Q.18 (c)



The output of the first MUX

$= \overline{W} \times V_{CC} + W\overline{X}.V_{CC}$

$\overline{W}X + W\overline{X}$ $(\therefore V_{CC} = \log ic1)$

$= W \oplus X$

Let $Q = W \oplus X$

The output of the second MUX

$= Q.\overline{Y}\overline{Z} + Q.\overline{Y}Z$

$= Q.\overline{Y}(\overline{Z} + Z)$

$= Q.\overline{Y}.1 = Q.\overline{Y}$

Put the value of Q in above expression

$= (\overline{W}X + W\overline{X}).\overline{Y}$

$= \overline{W}X.Y + W\overline{X}.\overline{Y}$

Q.19 (a)

X	Y	D	B
0	0	0	0
0	1	1	1
1	0	1	0

1	1	0	0

So,

$D = X \oplus Y = \overline{X}Y + X\overline{Y}$ and $B = \overline{X}.Y$



Q.20 (c)

$Y = \overline{A}\overline{B}CD + \overline{A}BCD + AB\overline{C}$

Remaining combinations of the select lines will produce output 0.



So, $Y = \overline{A}CD(\overline{B} + B) + AB\overline{C}$

$= \overline{A}CD + AB\overline{C}$

$= AB\overline{C} + \overline{A}CD$

Q.21 (195)



This is 16-bit ripple carry adder circuit, in their operation carry signal is propagating from 1st stage FA0 to last state FA15, so their propagation delay is added together but sum result is not propagating.

We can say that next stage sum result depends upon previous carry.

So, last stage carry (C_{15}) will be produced after 16 x12ns = 192ns

Second last stage carry (C_{14}) will be produced after 180 ns.

For last stage sum result (S_{15}) total delay = 180ns + 15ns = 195ns

So, worst case delay = 195 ns

Q.22 (c)



$f_1(U,V) = \overline{S}_3\overline{S}_2I_0 + \overline{S}_3S_2I_1 + S_3\overline{S}_2I_2 + S_3S_2I_3$

$= \overline{U}V.0 + \overline{U}V.1 + U\overline{V}.1 + UV.0$

$= \overline{U}V + U\overline{V}$

$F(U,V,W,X) = \overline{S}_1\overline{S}_0I_0 + \overline{S}_1S_0I_1 + S_1\overline{S}_0I_2 + S_1S_0I_3$

$= \overline{W}\overline{X}.f_1 + \overline{W}X.f_1 + W\overline{X}.0 + WX.0$

$= \overline{W}f_1 + 0 + 0 = \overline{W}(U\overline{V} + \overline{U}V)$

GATE QUESTIONS(EE)

Q.1 The output F of the 4-to -1 MUX shown in figure is



a) $\overline{xy}+x$ b) $x+y$

c) $\overline{x}+\overline{y}$ d) $xy+\overline{x}$

[GATE-2001]

Q.2 Figure shows a 4 to 1 MUX to be used to implement the sum S of a 1-bit full adder with input bits P and Q and the carry input C_{in}. Which of the following combinations of inputs to l_0, l_1, l_2 and l_3 of the MUX will realize the sum S?



a) $l_0=l_1=C_{in};l_2=l_3=\overline{C}_{in}$

b) $l_0=l_1=\overline{C}_{in};l_2=l_3=C_{in}$

c) $l_0=l_3=C_{in};l_1=l_2=\overline{C}_{in}$

d) $l_0=l_3=\overline{C}_{in};l_1=l_2=C_{in}$

[GATE-2003]

Q.3 A(4×1) MUX is used to implement a 3–input Boolean function as shown in figure. The Boolean function F(A,B,C) implemented is



a) $F(A,B,C)=\sum(1,2,4,6)$

b) $F(A,B,C)=\sum(1,2,6)$

c) $F(A,B,C)=\sum(2,4,5,6)$

d) $F(A,B,C)=\sum(1,5,6)$

[GATE-2006]

Q.4 A 3 line to 8 line decoder, with active low outputs is used to implement a 3-variable Boolean function as shown in the figure



The simplified form of Boolean function F(A,B,C) implemented in 'Product of Sum' form will be

a) $(X+Z).(\overline{X}+\overline{Y}+\overline{Z}).(Y+Z)$

b) $(\overline{X}+\overline{Z}).(X+Y+Z).(\overline{Y}+\overline{Z})$

c) $(\overline{X}+\overline{Y}+Z).(\overline{X}+Y+Z).(X+\overline{Y}+Z).(X+Y+\overline{Z})$

d) $(\overline{X}+\overline{Y}+Z).(\overline{X}+Y+\overline{Z}).(X+\overline{Y}+Z).(X+\overline{Y}+\overline{Z})$

[GATE-2008]

Q.5 The output Y of a 2-bit comparator is logic 1 whenever the 2- bit input A is greater than the 2-bit input B. The number of combinations for which the output is logic 1, is

a) 4 b) 6
c) 8 d) 10

[GATE-2012]

Q.6 A 3-bit gray counter is used to control the output of the multiplexer as shown in the figure. The initial state of the counter is 000_2. The output is pulled high. The output of the circuit follows the sequence



a) $I_0, 1, 1, I_1, I_3 1, 1, I_2$

b) $I_0, 1, I_1, 1, I_2, 1, I_3, 1$

c) $1, I_0, 1, I_1, I_2, 1, I_3, 1$

d) $I_0, I_1, I_2, I_3, I_0, I_1, I_2, I_3$

[GATE-2014-02]

Q.7 In the 4 × 1 multiplexer, the output F is given by $F = A \oplus B$. Find the required input $I_3 I_2 I_1, I_0$



a) 1010 b) 0110
c) 1000 d) 1110

[GATE-2015-01]

Q.8 A Boolean function $f(A, B, C, D) = \Pi(1, 5, 12, 15)$ is to be implemented using an 8 × 1 multiplexer (A is MSB). The inputs ABC are connected to the select inputs $S_2 S_1 S_0$ of the multiplexer respectively.



Which one of the following options gives the correct inputs to pins 0, 1,2,3,4,5,6,7 in order?

a) $D, 0, D, 0, 0, 0, \overline{D}, D$

b) $\overline{D}, 1, \overline{D}, 1, 1, 1, D, \overline{D}$

c) $D, 1, D, 1, 1, 1, \overline{D}, D$

d) $\overline{D}, 0, \overline{D}, 0, 0, 0D, \overline{D}$

[GATE-2015-02]

Q.9 Consider the following circuit which uses a 2-to-1 multiplexer as shown in the figure below. The Boolean expression for output Fin terms of A and B is



a) $A \oplus B$ b) $\overline{A + B}$
c) $A + B$ d) $\overline{A \oplus B}$

[GATE-2016-01]

ANSWER KEY:

1	2	3	4	5	6	7	8	9
(b)	(c)	(a)	(a)	(b)	(a)	(b)	(b)	(d)

EXPLANATIONS

Q.1 **(b)**

$Q\ F = \sum \min(1,2,3)$

$\therefore F=\bar{x}y+x\bar{y}+xy$

$=x+\bar{x}y=x+y$

Q.2 **(c)**

For a 4:1 mux



$F=I_0\bar{A}\bar{B}+I_1\bar{A}B+I_2A\bar{B}+I_3AB$



Where sum of full adder is $=A\oplus B\oplus C$

Truth table of Full adder



	$S_1(A)$	$S_0(B)$	Carry(C_{in})	Sum	
I_0	0	0	0	0	$I_0 = C_{in}$
	0	0	1	1	
I_1	0	1	0	1	$I_1 = \bar{C}_{in}$
	0	1	1	0	
I_2	1	0	0	1	$I_2 = \bar{C}_{in}$
	1	0	1	0	
I_3	1	1	0	0	$I_3 = C_{in}$
	1	1	1	1	

Q.3 **(a)**



A \ BC	00	01	11	10
0		1		1
1	1			1

$F(A,B,C)=A\bar{B}\bar{C}+\bar{A}\bar{B}C+B\bar{C}$

$=\sum(1,2,4,6)$

Q.4 **(a)**

Let us consider active high input



X \ YZ	00	01	11	10
0	0	1	1	0
1	0	1	0	1

$F=\sum(1,3,5,6)=\prod M(0,2,4,7)$

$=(Y+Z).(X+Z).(\bar{X}+\bar{Y}+\bar{Z})$

Q.5 (b)

A 1	A 0	B 1	B 0	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

From the truth table we see that the number of times 'Y' becomes 1 is 6

Q.6 (a)



Decimal	Binary	Gray $A_2\ A_1\ A_0$	Output
0	0 0 0	0 0 0	I_0
1	0 0 1	0 0 1	1
2	0 1 0	0 1 1	1
3	0 1 1	0 1 0	I_1
4	1 0 0	1 1 0	I_3
5	1 0 1	1 1 1	1
6	1 1 0	1 0 1	1
7	1 1 1	1 0 0	I_2

A is mapped to $\overline{E}$ of 4 :1 MUX it means when $A_0(\overline{E})$ E will be low then MUX will be enabled and as per $S_0(A_1)$ and $S_2(A_2)$ will produce the output and when $A_0(\overline{E})$ will be high then 4 :1MUX will be disabled and disabled output will be 1.

Q.7 (b)

$F = A \oplus B = AB' + A'B$

	AB S_1S_0		
00	A'B'	I_0 0	$I_0 = 0$
01	A'B	I_1 1	$I_1 = 1$
10	AB'	I_2 1	$I_2 = 1$
11	AB	I_3 0	$I_3 = 0$

Q.8 (b)

Given max term

$f(A,B,C,D) = \pi(1,5,12,15)$

so min term

$f(A,B,C,D) = \Sigma m(0,2,3,4,6,7,8,9,10,11,13,14)$

	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
$\overline{D}(0)$	0	2	4	6	8	10	12	14
D(1)	1	3	5	7	9	11	13	15
	$\overline{D}$	1	$\overline{D}$	1	1	1	D	$\overline{D}$

Q.9 (d)

We can redraw the max circuit as follows



So the Boolean expression of $F(A,B) = \overline{BA} + BA = A \odot B = \overline{A \oplus B}$

GATE QUESTIONS(IN)

Q.1 A combinational circuit using a 8-to-1 multiplexer shown in the following figure. The minimized expression for the output (Z) is



a) $C(\overline{A}+B)$ b) $C(A+B)$

c) $\overline{C}+(\overline{A}\overline{B})$ d) $\overline{C}+AB$

[GATE-2006]

Q.2 Two square waves of equal period T, but with a time delay τ are applied to a digital circuit whose truth table is shown in the following figure.

X	Y	Output
0	0	1
0	1	0
1	0	0
1	1	1



The high and the low level of the output of the digital circuit are 5V and 0V, respectively. Which one of the following figures shows the correct variation of the average value of the output voltage as function of τ for $0 \le t \le \left(\frac{T}{2}\right)$?

a) 

b) 

c) 

d) 

[GATE-2007]

Q.3 A MUX circuit shown in the figure below implements a logic function F_1



a) $\left(\overline{X \oplus Y}\right) \oplus Z$ b) $\overline{\left(\overline{X \oplus Y}\right) \oplus Z}$

c) $\left(X \oplus Y\right) \oplus \overline{Z}$ d) $\left(X \oplus Y\right) \oplus Z$

[GATE-2007]

Q.4 The output F of the multiplexer circuit shown below expressed in terms of the inputs P,Q and R is



a) $F = P \oplus Q \oplus R$

b) F=PQ+QR+RP

c) $F=(P \oplus Q)R$

d) $F=(P \oplus Q)\overline{R}$

[GATE-2008]

Q.5 A 4 to 1 multiplexer to realize a Boolean function F (X, Y, Z) is shown in the figure below. The inputs Y and Z are connected to the selectors of the MUX (Y is more significant). The canonical sum-of product expression for F (X, Y, Z) is



a) $\sum m(2,3,4,7)$ b) $\sum m(1,3,5,7)$

c) $\sum m(0,2,4,6$ d) $\sum m(2,3,5,6)$

[GATE-2016]

ANSWER KEY:

1	2	3	4	5
(c)	(c)	(b)	(a)	(a)

EXPLANATIONS

Q.1 **(c)**

$Y=\overline{A}\overline{B}\overline{C}+\overline{A}\overline{B}C+\overline{A}B\overline{C}+AB\overline{C}$

$Z=Y+\overline{C}$

$Y=\overline{A}\overline{B}\overline{C}+\overline{A}\overline{B}C+\overline{A}B\overline{C}+AB\overline{C}+\overline{C}$

$=\overline{C}\left(1+\overline{A}\overline{B}+\overline{A}B+AB\right)+\overline{A}\overline{B}C$

$=\overline{C}+\overline{A}\overline{B}C$

$=\left(\overline{C}+C\right)(\overline{C}+\overline{A}\overline{B})=\overline{C}+\overline{A}\overline{B}$

Q.2 **(c)**

When $\tau = 0$X and Y will be same and out-put will be equal to dc of 5V.

When $\tau=\frac{T}{2}$X and Y will be complement of each other and output will be equal to dc 0 When τ increase from 0 to $\frac{T}{2}$,O/P will decrease from 5V to 0V linearly.

Q.3 **(b)**

$F_0 = XY + \overline{X}\overline{Y} = \overline{X \oplus Y}$

$F_1 = ZS + \overline{Z}\overline{S} = \overline{Z \oplus S} = \overline{Z\left(\overline{X \oplus Y}\right)}$

Q.4 **(a)**

$F = \overline{P}QR + P\overline{Q}\overline{R} + P\overline{Q}R + PQR$

$=P(\overline{Q}R+Q\overline{R})+\overline{P}(\overline{Q}R+Q\overline{R})$

$=P\left(\overline{Q \oplus R}\right)+\overline{P}(Q \oplus R)$

$= P \oplus Q \oplus R$

Q.5 **(a)**

$F = (x)\overline{yz} + (o)\overline{y}z + \overline{(x)}y\overline{z} + (1).yz$

$= x\overline{yz} + \overline{x}y\overline{z} + yz$

(4) (2) (3, 7)

$F(x, y, z) = \sum m(2, 3, 4, 7)$

6 SEQUENTIAL CIRCUITS

6.1 INTRODUCTION

In many applications, information regarding input values at a certain instant of time is required at some future time. Although every digital system is likely to have combinational circuits, most systems encountered in practice also include memory elements, which require that the system be described in terms of sequential logic. Circuits whose output depends not only on the present input value but also the past input value are known as **sequential logic circuits.** There are two types of sequential circuits



1. **Synchronous:**

In a synchronous circuit, an electronic oscillator called a clock (or clock generator) generates a sequence of repetitive pulses called the clock signal which is distributed to all the memory elements in the circuit. The basic memory element in sequential logic is the flip-flop. The output of each flip-flop only changes when triggered by the clock pulse, so changes to the logic signals throughout the circuit all begin at the same time, at regular intervals, synchronized by the clock.

2. **Asynchronous:**

Asynchronous sequential logic is not synchronized by a clock signal; the outputs of the circuit change directly in response to changes in inputs. The advantage of asynchronous logic is that it can be faster than synchronous logic, because the circuit doesn't have to wait for a clock signal to process inputs. The speed of the device is potentially limited only by the propagation delays of the logic gates used.

6.2 FLIP FLOPS

Basic latch is a feedback connection of two NOR gates or two NAND gates, which can store one bit of information. It can be set to 1 using the S input and reset to 0 using the R input.

Gated latch is a basic latch that includes input gating and a control input signal. The latch retains its existing state when the control input is equal to 0. Its state may be changed when the control signal is equal to 1. In our discussion we referred to the control input as the clock. We considered two types of gated latches:

- Gated SR latch uses the S and R inputs to set the latch to 1 or reset it to 0, respectively.
- Gated D latch uses the D input to force the latch into a state that has the same logic value as the D input.

  A **flip-flop** is a storage element based on the gated latch principle, which can have its output state changed only on the edge of the controlling clock signal. We considered two types:
- **Edge-triggered** flip-flop is affected only by the input values present when the active edge of the clock occurs.
- **Master-slave** flip-flop is built with two gated latches. The master stage is active during half of the clock cycle, and the slave stage is active during the other half. The output value of the flip-flop changes on the edge of the clock that activates the transfer into the slave

stage. Master-slave flip-flops can be edge-triggered or level sensitive. If the master stage is a gated D latch, then it behaves as an edge-triggered flip-flop. If the master stage is a gated SR latch, then the flip-flop is level sensitive (see problem 7.19).

6.2.1 SR NOR LATCH



S	R	Q_a	Q_b
0	0	0/1	1/0(No change)
0	1	0	1
1	0	1	0
1	1	0	0

The circuit is referred to as a basic latch. Its behavior is described by the truth table in Fig.

1. When both inputs, R and S, are equal to 0 the latch maintains its existing state. This state may be either $Q_a = 0$ and $Q_b = 1$, or $Q_a = 1$ and $Q_b = 0$, which is indicated in the truth table by stating that the Q_a and Q_b outputs have values 0/1 and 1/0, respectively. Observe that Q_a and Q_b are complements of each other in this case.
2. When S=0 and R=1, the latch is set into a state where $Q_a = 0$ and $Q_b = 1$.
3. When S=1 and R=0, the latch is reset into a state where $Q_a = 1$ and $Q_b = 0$.
4. The fourth possibility is to have R = S = 1. In this case both Q_a and Q_b will be 0.

Note: The truth table of NOR latch can be verified by following the statement that for NOR gate whenever any input is 1 output is zero.

6.2.2 SR NAND LATCH



S	R	Q_a	Q_b
0	0	1	1
0	1	1	0
1	0	0	1
1	1	0/1	1/0

(No change)

6.2.3 SR FLIP FLOP

It includes two AND gates that provide the desired control. When the control signal clk is equal to 0, the S and R inputs to the latch will be 0, regardless of the values of signals S and R. Hence the latch will maintain its existing state as long as clk = 0.



Clk	S	R	Q_{n+1}
0	x	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	x

It defines the state of the Q output at time $n+1$, namely, Q_{n+1} as a function of the inputs S, R, and Clk.

1. When Clk = 0, the latch will remain in the state it is in at time t, that is, Q_n, regardless of the values of inputs S and R. This is indicated by specifying S = x and R= x, where x means that the signal value can be either 0 or 1.
2. When Clk = 1, the circuit behaves as the basic latch. It is set by S = 1 and reset by R = 1. The last row of the truth table, where S = R = 1, shows that the state Q_{n+1} is undefined because we don't know whether it will be 0 or 1. At this time both S and R inputs go from 1 to 0, which causes the oscillatory behavior. If S = R = 1, this situation will occur as soon as Clk goes from 0 to 1. To ensure a meaningful operation of the gated SR latch, it is essential to avoid the

possibility of having both the S and R inputs equal to 1 when clk changes from 0 to 1

The SR flip flop using NAND gates is shown in the figure below



Characteristics table:

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	x
1	1	1	x



Solving for Q_{n+1}, the characteristics equation for SR flip flop is $Q_{n+1} = S + \bar{R}Q_n$

Excitation table: An excitation table shows the minimum inputs that are necessary to generate a particular next state when the current state is known.

Q_n	Q_{n+1}	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

6.2.4 D FLIP FLOP

It is based on the SR flip flop, but instead of using the S and R inputs separately, it has just one data input D. If D=1, then S=1 and R = 0, which forces the latch into the state Q = 1. If D = 0, then S = 0 and R=1, which causes Q = 0. Of course, the changes in state occur only when Clk = 1.



Clk	D	Q_{n+1}
0	x	Q_n
1	0	0
1	1	1

Characteristics table:

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1



Solving for Q_{n+1}, the characteristics equation for D flip flop is $Q_{n+1} = D$

Excitation table:

Q_n	Q_{n+1}	D
0	0	0
0	1	0
1	0	1
1	1	1

6.2.5 JK FLIP FLOP

The JK flip-flop augments the behavior of the SR flip-flop (J=Set, K=Reset) by interpreting the S = R = 1 condition as a "flip" or "toggle" command. Specifically,

1. The combination J = 1, K = 0 is a command to set the flip-flop
2. The combination J = 0, K = 1 is a command to reset the flip-flop
3. The combination J = K = 1 is a command to toggle the flip-flop, i.e., change its output to the logical complement of its current value.
4. Setting J = K = 0 it will hold the current state.



J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	$\bar{Q}_n$

Characteristics table:

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



Solving for Q_{n+1}, the characteristics equation for JK flip flop is $Q_{n+1} = J\overline{Q}_n + \overline{K}Q_n$

Excitation table:

Q_n	Q_{n+1}	S	R
0	0	0	x
0	1	1	x
1	0	x	1
1	1	X	0

6.2.6 RACE AROUND CONDITION

Consider that the inputs are $J = K = 1$ and $Q = 1$, and a pulse as shown in Figure is applied at the clock input. After a time interval Δt equal to the propagation delay through 2 NAND gates in series, the outputs will change to Q=0. So now we have $J = K = 1$ and Q = 0



After another time interval of Δt the output will change back to Q=1. Hence, we conclude that for the time duration of t_p of the clock pulse, the output will oscillate between 0 and 1. Hence, at the end of the clock pulse, the value of the output is not certain. This situation is referred to as a race-around condition.

The race-around condition can be avoided as:

1. By keeping +ve level period of clock less than propagation delays of the flip-flop i.e. $t_p < \Delta t < T$.
2. By using master-slave JK flip-flop.
3. By using edge triggered flip-flop.

6.2.7 T FLIP FLOP

The T flip-flop has one input in addition to the clock. T stands for toggle for the obvious reason. A T flip flop can be considered as a JK flip flop with both the inputs shorted & named as T input.

1) If T= 0, then $J = K = 0$ and the state will remain the same i.e. $Q_{n+1} = Q_n$.
2) If T = 1, then $J = K = 1$ and the new state will be $Q_{n+1} = \overline{Q}_n$.

Therefore, the overall operation of the circuit is that it retains its present state if T = 0, and it reverses its present state if T = 1.



T	Q_{n+1}
0	Q_n
1	$\overline{Q}_n$

Characteristics table:

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0



Solving for Q_{n+1}, the characteristics equation for JK flip flop is $Q_{n+1} = T\overline{Q}_n + \overline{T}Q_n$

Excitation table:

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

6.2.8 FLIP FLOP CONVERSION

For the conversion of one **flip flop** to another, a combinational circuit has to be designed first. If a JK Flip Flop is required, the inputs are given to the combinational circuit and the output of the combinational circuit is connected to the inputs of the actual flip flop. Thus, the output of the actual flip flop is the output of the required flip flop.

Example: Convert SR flip flop to JK flip flop.
Solution: SR flip flop can be converted into JK flip flop by following the procedure

1. Write the characteristics equation for required flip flop (i.e. for JK flip flop).

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

2. Now, write the excitation table for available flip flop (i.e. for SR flip flop).

J	K	Q_n	Q_{n+1}	S	R
0	0	0	0	0	x
0	0	1	1	x	0
0	1	0	0	0	x
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	x	0
1	1	0	1	1	0
1	1	1	0	0	1

3. Solving for S & R we get
   $S = J\overline{Q}_n$ And $R = KQ_n$
4. Implementation



6.3 REGISTERS

A flip-flop stores one bit of information. When a set of n flip-flops is used to store n bits of information, such as an n-bit number, we refer to these flip-flops as a register. A common clock is used for each flip-flop in a register.

6.3.1 SHIFT REGISTERS

A register that provides the ability to shift its contents is called a shift register. A given number is multiplied by 2 if its bits are shifted one bit position to the left and a 0 is inserted as the new least-significant bit. Similarly, the number is divided by 2 if the bits are shifted one bit-position to the right.



Figure shows a four-bit shift register that is used to shift its contents one bit bit-position to the right. The data bits are loaded into the shift register in a serial fashion using the Ininput. The contents of each flip-flop are transferred to the next flip-flop at each positive edge of the clock.
To implement a shift register, it is necessary to use either edge-triggered or master-slave flip-flops. The level-sensitive gated latches are not suitable, because a change in the value of In would propagate through more than one latch during the time when the clock is equal to 1.

6.3.2 SERIAL IN SERIAL OUT SHIFT REGISTER

A basic four-bit shift register can be constructed using four D flip-flops, as shown below. The operation of the circuit is as follows. The register is first cleared, forcing all four outputs to zero. The input data is then applied sequentially to the D input of the first flip-flop on the left. During each clock pulse, one bit is transmitted from left to right. An illustration of the transfer is given in Figure below, which shows what happens when the signal values at In during eight consecutive clock cycles are 1, 0, 1, 1, 1, 0, 0, and 0, assuming that the initial state of all flip-flops is 0.



	In	Q_0	Q_2	Q_3	Q_4= out
t_0	1	0	0	0	0
t_1	0	1	0	0	0
t_2	1	0	1	0	0
t_3	1	1	0	1	0
t_4	1	1	1	0	1
t_5	0	1	1	1	0
t_6	0	0	1	1	1
t_7	0	0	0	1	1

6.3.3 SERIAL IN PARALLEL OUT SHIFT REGISTER

For this kind of register, data bits are entered serially in the same manner as discussed in the last section. The difference is the way in which the data bits are taken out of the register. Once the data are stored, each bit appears on its respective output line, and all bits are available simultaneously. A construction of a four-bit serial in-parallel out register is shown below.



6.3.4 PARALLEL IN SERIAL OUT SHIFT REGISTER

A four-bit parallel in - serial out shift register is shown below. The circuit uses D flip-flops and a combinational circuit for entering data to the register. D0, D1, D2 and D3 are the parallel inputs, where D0 is the most significant bit and D3 is the least significant bit. The control input Shift/Load is used to select the mode of operation. If Shift/Load = 0, then the circuit operates as a shift register. If Shift/Load = 1, then the parallel input data are loaded into the register. In both cases the action takes place on the positive edge of the clock.



6.3.5 PARALLEL IN PARALLEL OUT SHIFT REGISTER

For parallel in - parallel out shift registers, all data bits appear on the parallel outputs immediately following the simultaneous entry of the data bits. The following circuit is a four-bit parallel in - parallel out shift register constructed by D flip-flops. The D's are the parallel inputs and the Q's are the parallel outputs. Once the register is clocked, all the data at the D inputs appear at the corresponding Q outputs simultaneously.



6.4 COUNTERS

Counter circuits are used in digital systems for many purposes. They may count the number of occurrences of certain events, generate timing intervals for control of various tasks in a system, keep track of time elapsed between specific events, and so on.

There are 2 types of counters; synchronous & asynchronous.

Synchronous counter	Asynchronous counter
1. All the flip flop are applied with same clock	1. Each flip flop is applied with different clock.
2. Faster	2. Slower
3. All counting sequence is possible.	3. Only up & down sequences are possible.

6.4.1 ASYNCHRONOUS COUNTERS

The simplest counter circuits can be built using T flip-flops because the toggle feature is naturally suited for the implementation of the counting operation.

6.4.1.1 UP-COUNTER WITH T FLIP-FLOPS

Figure gives a three-bit counter capable of counting from 0 to 7. The clock inputs of the three flip-flops are connected in cascade. The T input of each flip-flop is connected to a constant 1, which means that the state of the flip-flop will be reversed (toggled) at each positive edge of its clock.

Note: The counting sequence of the ripple counter depends on the triggering of flip flops and the clock applied to the flip flops. The counter will count in UP sequence (0 to 7) if

1. Flip flops are –ve edge triggered & Q is applied as clock to the next flip flops.
2. Flip flops are +ve edge triggered & $\overline{Q}$ is applied as clock to the next flip flops



We are assuming that the purpose of this circuit is to count the number of pulses that occur on the primary input called Clock. Thus the clock input of the first flip-flop is connected to the Clock line. The other two flip-flops have their clock inputs driven by the $\overline{Q}$ output (because +ve edge triggering is used) of the preceding flip-flop. Therefore, they toggle their state whenever the preceding flip-flop changes its state from Q=1 to Q=0 (i.e. $\overline{Q}=0$ to $\overline{Q}=1$), which results in a positive edge of the $\overline{Q}$ signal.



Figure above shows a timing diagram for the counter.

- The value of Q_0 toggles once in each clock cycle. The change takes place at the positive edge of the Clock signal.
- The value of Q_1 toggles at the positive edge of the $\overline{Q_0}$ i.e. when $\overline{Q_0}$ changes from 0 to 1.
- The value of Q_2 toggles at the positive edge of the $\overline{Q_1}$ i.e. when $\overline{Q_1}$ changes from 0 to 1.

If we look at the values $Q_2Q_1Q_0$ as the count, then the timing diagram indicates that the counting sequence is 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, and so on. This circuit has total 8 counts hence it is called as a **modulo-8** or **MOD-8** counter.

Note: There will be some propagation delay through each flip-flop. If 3 flip flops there will be 3 propagation delays (t_{pdFF}) so we must apply next clock pulse only after $3t_{pdFF}$ delays. If n number of flip flops are used the clock must be applied after nt_{pdFF} delays.

i.e. $T_{clk} \geq nt_{pdFF}$

Therefore the maximum frequency of clock pulses is

$$f_{max} = \frac{1}{nt_{pdFF}}$$

6.4.1.2 DOWN-COUNTER WITH T FLIP-FLOPS

A slight modification in circuit of UP counter will change it into a DOWN counter. The counter will count in DOWN sequence (7 to 0) if

1. Flip flops are –ve edge triggered & $\overline{Q}$ is applied as clock to the next flip flops.
2. Flip flops are +ve edge triggered & Q is applied as clock to the next flip flops.





6.4.2 SYNCHRONOUS COUNTERS

The asynchronous counters are simple, but not very fast. If a counter with a larger number of bits is constructed in this manner, then the delays caused by the cascaded clocking scheme may become too long to meet the desired performance requirements. We can build a faster counter by clocking all flip-flops at the same time, using the approach described below.

6.4.2.1 UP COUNTER WITH T FLIP-FLOPS



Clock cycle	Q_2 Q_1 Q_0	
0	0 0 0	
1	0 0 1	
2	0 1 0	Q_1 changes
3	0 1 1	
4	1 0 0	Q_2 changes
5	1 0 1	
6	1 1 0	
7	1 1 1	
8	0 0 0	

Figure shows a 3 bit synchronous counter & the contents of a 3 bit UP-counter for eight consecutive clock cycles, assuming that the count is initially 0. Observing the pattern of bits in each row of the table, it is apparent that

- Bit Q0 changes on each clock cycle
- Bit Q1 changes only when $Q_0 = 1$.
- Bit Q2 changes only when both Q_1 and Q_0 are equal to 1.

In general, for an n-bit up-counter, a given flip-flop changes its state only when all the preceding flip-flops are in the state Q = 1. Therefore, if we use T flip-flops to realize the counter, then the T inputs are defined as

$T_0 = 1$

$T_1 = Q_0$

$T_2 = Q_0 Q_1$

$T_3 = Q_0 Q_1 Q_2$

$T_n = Q_0 Q_1 \ldots Q_{n-1}$

Note: If MOD-2 & MOD-5 counters are cascaded then the resultant counter will be MOD-10 counter.

6.4.2.2 RING COUNTERS

A ring counter is a type of counter composed of a type circular shift register. There are two types of ring counters:

1. A **straight ring counter** or over back counter connects the output of the last flip flop to the first flip flop input and circulates a single one (or zero) bit around the ring.



The total number of counts of this counter is equal to the number of flip-flops.

2. A **twisted ring counter**, also called Johnson counter, the complement of the output of the last shift register to the input of the first register and circulates a stream of one's followed by zeros around the ring. For example, in a 4-register counter, with initial register values of 0000, the repeating pattern is: 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001, 0000... .



The total number of counts of this counter is equal to twice the number of flip-flops.

GATE QUESTIONS(EC)

Q.1 The digital block in the figure is realized using two positive edge triggered D-flip-flops. Assume that for $t < t_0, Q_1 = Q_2 = 0$. The circuit in the digital block is given by:



a)



b)



c)



d)



[GATE -2001]

Q.2 A 0 to 6 counter consists of 3 flip flops and a combination circuit of 2 input gate(s). The combination circuit consists of

a) one AND gate
b) one OR gate
c) one AND gate and one OR gate
d) two AND gates

[GATE -2003]

Q.3 A 4 bit ripple counter and a 4 bit synchronous counter are made using flip flops having a propagation delay of 10ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively, then

a) $R = 10ns, S = 40ns$ b) $R = 10ns, S = 10ns$
c) $R = 10ns, S = 30ns$ d) $R = 30ns, S = 10ns$

[GATE -2003]

Q.4 A master–slave flip-flop has the characteristic that

a) change in the input immediately reflected in the output
b) change in the output occurs when the state of the master is affected
c) change in the output occurs when the state of the slave is affected
d) both the master & the slave states are affected at the same time

[GATE -2004]

Q.5 Choose the correct one from among the alternatives A,B,C,D after matching an item from Group 1 with most appropriate item in Group 2

Group 1
P. Shift register
Q. Counter
R. Decoder

Group 2
1. Frequency division
2. Addressing in memory chips
3. Serial to parallel data conversion

a) P-3, Q-2, R-1 b) P-3, Q-1, R-2
c) P-2, Q-1, R-3 d) P-1, Q-2, R-2

[GATE -2004]

Q.6 In the modulo -6 ripple counter shown in the figure, the output of the 2-input gate is used to clear the J-K flip-flops.



The 2-input gate is

a)a NAND gate b)a NOR gate

c)an OR gate d)an AND gate

[GATE -2004]

Q.7 The present output Q_n of an edge triggered JK flip-flop is logic 0.If J=1, then Q_{n+1}

a) cannot be determined

b) will be logic 0

c) will be logic 1

d) will race around

[GATE -2005]

Q.8 The given figure shows a ripple counter using positive edge triggered flip-flops. If the present state of the counter is $Q_2Q_1Q_0 = 011$, then its next state $(Q_2Q_1Q_0)$ will be



a)010 b)100

c)111 d)101

[GATE -2005]

Q.9 For the circuit shown in the figure below, two 4-bit parallel–in serial–out shift registers loaded with the data shown are used to feed the data to a full adder. Initially, all the flip-flops are in clear state. After applying two clock pulses, the outputs of the full adder should be



a) $S = 0\ C_0 = 0$ b) $S = 0\ C_0 = 1$

c) $S = 1\ C_0 = 0$ d) $S = 1\ C_0 = 1$

[GATE -2006]

Q.10 Two D-flip-flops, as shown below, are to be connected as a synchronous counter that goes through the following Q_1Q_0 sequence $00 \rightarrow 01 \rightarrow 11 \rightarrow 10 \rightarrow 00 \rightarrow \ldots$ The inputs D_0 and D_1 respectively should be connected as



a) $\bar{Q}_1 \text{and} Q_0$ b) $\bar{Q}_0 \text{and} Q_1$

c) $\bar{Q}_1 Q_0 \text{and} \bar{Q}_1 Q_0$ d) $\bar{Q}_1 \bar{Q}_0 \text{and} Q_1 Q_0$

[GATE -2006]

Q.11 The following binary values were applied to the X and Y inputs of the NAND latch shown in the figure in the sequence indicated below:

X=0, Y=1;

X=0, Y=0;

X=1, Y=1.

The corresponding stable P,Q outputs will be



a) $P = 1, Q = 0; P = 1, Q = 0;$ $P = 1, Q = 0 \text{or} P = 0, Q = 1$

b) $P=1,Q=0;P=0,Q=1$ or
$P=0,Q=1;P=0,Q=1$

c) $P=1,Q=0;P=1,Q=1;$
$P=1,Q=0$ or $P=0,Q=1$

d) $P=1,Q=0;P=1,Q=1;P=1,Q=1$

[GATE -2007]

Q.12 For the circuit shown, the counter state (Q_1Q_0) following the sequence



a) 00,01,10,11,00...
b) 00,01,10,00,01...
c)00,01,11,00,01...
d)00,10,11,00,10...

[GATE -2007]

Q.13 For each of the positive edge-triggered J-K flip flop used in the following figure, the propagation delay is ΔT.





Which of the following waveforms correctly represents the output at Q_1?

a)



b)



c)



d)



[GATE -2008]

Q.14 For the circuit shown in the figure, D has a transition from 0 to 1 after CLK changes from 1 to 0.Assume gate delays to be negligible.



Which of the following statements is true?

a) Q goes to 1 at the CLK transition and stays at 1.
b) Q goes to 0 at the CLK transition and stays at 0.
c) Q goes to 1 at the CLK transition and goes to 0 when D goes to 1.
d) Q goes to 0 at the CLK transition and goes to 1 when D goes to 1.

[GATE -2008]

Q.15 Refer to the NAND and NOR latches shown in the figure. The inputs (P_1,P_2) for both the latches are first made (0,1) and then ,after a few seconds, made (1,1) .The corresponding stable outputs (Q_1,Q_2) are



a) NAND: First (0,1) then (0,1)
NOR: first (1,0) then (0,0)
b) NAND: First (1,0) then (1,0)
NOR: first (1,0) then (1,0)

c) NAND: First (1,0) then (1,0) NOR: first (1,0) then (0,0)
d) NAND: First (1,0) then (1,1) NOR: first (0,1) then (0,1)

[GATE -2009]

Q.16 What are the counting states (Q_1, Q_2) for the counter shown in the figure below?



a)11,10,00,11,10, ...
b) 01,10,11,00,01 ....
c) 00,11,01,10,00, ...
d) 01,10,00,01,10, ...

[GATE -2009]

Q.17 Assuming that all flip-flops are in reset conditions initially, the count sequence observed at Q_A in the circuit shown is



a)0010111... b)0001011...
c)0101111... d)0110100...

[GATE -2010]

Q.18 When the output Y in the circuit below is "1", it implies that data has



a) changed from "0" to "1"
b) changed from "1" to "0"
c) changed in either direction
d) not changed

[GATE -2011]

Q.19 The output of a 3 –stage Johnson (twisted-ring) counter is fed to a digital-to-analog (D/A) converter as shown in the figure below. Assume all states of the counter to be unset initially. The waveform which represents the D/A converter output V_0 is



a)


b)


c)


d)


[GATE -2011]

Q.20 Two D flip-flops are connected as a synchronous counter that goes through the following $Q_B Q_A$ sequence

$00 \rightarrow 11 \rightarrow 01 \rightarrow 10 \rightarrow 00 \rightarrow \ldots$

The connections to the inputs D_A and D_B are

a) $D_A = Q_B, D_B = Q_A$

b) $D_A = \overline{Q}_A, D_B = \overline{Q}_B$

c) $D_A = \left(Q_A\overline{Q}_B + \overline{Q}_A Q_B\right), D_B = Q_A$

d) $D_A = \left(Q_A Q_B + \overline{Q}_A \overline{Q}_B\right), D_B = \overline{Q}_B$

[GATE -2011]

Q.21 Consider the given circuit



In this circuit the race around

a) Does not occur

b) Occurs when CLK =0

c) Occurs when CLK =1 and A=B=1

d) Occurs when clk =1 and A=B =0

[GATE -2012]

Q.22 The state transition diagram for the circuit shown is



a)



b)



c)



d)



[GATE -2012]

Q.23 Five JK flip-flops are cascaded to form the circuit shown in Figure. Clock pulses at a frequency of 1 MHz are applied as shown. The frequency (in kHz) of the waveform at Q3 is _____.



[GATE-2014]

Q.24 The digital logic shown in the figure satisfies the given state diagram when Q1 is connected to input A of the XOR gate.



1 Suppose the XOR gate is replaced by an XNOR gate. Which one of the following options preserves 1the state diagram?

a) Input A is connected to $\overline{Q2}$
b) Input A is connected to Q2
c) Input A is connected to $\overline{Q1}$ and S is complemented
d) Input A is connected to $\overline{Q1}$

[GATE-2014]

Q.25 In the circuit shown, choose the correct timing diagram of the output (y) from the given waveforms W1, W2, W3 and W4.





a) W1 b) W2
c) W3 d) W4

[GATE-2014]

Q.26 The circuit shown in the figure is a



a) Toggle Flip Flop
b) JK Flip Flop
c) SR Latch
d) Master-Slave D Flip Flop

[GATE-2014]

Q.27 The state transition diagram for a finite state machine with states A, B and C, and binary inputs X,Y and Z, is shown in the figure.



Which one of the following statements is correct

a) Transitions from State A are ambiguously
b) Transitions from State B are ambiguously
c) Transitions from State C are ambiguously
d) All of the state transitions are defined unambiguously.

[GATE-2016]

Q.28 Assume that all the digital gates in the circuit shown in the figure are ideal, the resistor $R = 10k\Omega$ and the supply voltage is 5V. The D flip-flops $D_1, D_2, D_3, D_4,$ and $D_5,$ are initialized with logic values 0,1,0,1 and 0, respectively. The clock has a 30% duty cycle.



The average power dissipated (in mW) in the resistor R is

[GATE-2016]

Q.29 For the circuit shown in the figure, the delay of the bubbled NAND gate is 2 ns and that of the counter is assumed to be zero. If the clock (clk) frequency is 1 GHz, then the counter behaves as a



a) mod-5counter b) mod-6 counter
c)mod-7counter d)mod-8 counter

[GATE-2016]

Q.28 A traffic signal cycles from Green to Yellow, Yellow to Red and Red to Green. In each cycle, Green is turned on for 70 seconds. Yellow is turned on for 5 seconds and the Red is turned on for 75 seconds. This traffic light has to be implemented using a finite state machine (FSM). The only input to this FSM is a clock of 5 seconds period. The minimum number of flip-flops required to implement this FSM is_____.

[GATE-2018]

Q.29 In the circuit shown below, a positive edge-triggered D flip-flop is used for sampling input data D_{in} using clock CK. The XOR gate outputs 3.3 volts for logic HIGH and 0 volts for logic LOW levels. The data bit and clock periods are equal and the value of $\Delta T / T_{CK} = 0.15$, where the parameters ΔT and T_{CK} are shown in the figure. Assume that the flip-flop and the XOR gate are ideal.



If the probability of input data bit (D_{in}) transition in each clock period is 0.3, the average value (in volts, accurate to two decimal places) of the voltage at node *X*, is _____.

[GATE-2018]

ANSWER KEY:

1	2	3	4	5	6	7	8	9	10	11	12	13	14
(c)	(d)	(b)	(c)	(b)	(c)	(c)	(b)	(d)	(a)	(c)	(b)	(b)	(d)
15	**16**	**17**	**18**	**19**	**20**	**21**	**22**	**23**	**24**	**25**	**26**	**27**	**28**
(c)	(a)	(d)	(a)	(a)	(d)	(a)	(d)	62.5	(d)	(c)	(d)	*	5
29													
0.8415													

EXPLANATIONS

Q.1 **(c)**

It is given that clock is positive edge triggered than only option (a) and (c) are possible. Out of which only option (c) gives the required result.

Q.2 **(d)**



Q.3 **(b)**

Prop. delay of 4 bit ripple counter

$R = 4 \times t_{pd} = 40ns$

In synchronous counter all flip-flops are given clock simultaneously so

$S = 10ns$

Q.4 **(c)**

Q.5 **(b)**

Q.6 **(c)**

At the end of 6^{th} pulse all states should be cleared.

$CBA = 110 \quad \overline{C}\overline{B}X = 00X$

Output of desired gate should be zero as clear is given active low. So given gate should be OR as OR gate output is zero if both inputs are 0.

Q.7 **(c)**

Since $J = 1$ and $Q_n = 0$ So $Q_{n+1} = 1$

As even if $K = 0, Q_{n+1} = 1(\text{set})$

And if $K = 1, Q_{n+1} = \overline{Q_n} = 1(\text{toggle})$

Q.8 **(b)**

$Q_2Q_1Q_0 = 011$

$1\text{stClk} \rightarrow Q_2Q_1Q_0 = 100$

$\overline{Q}_0 = 1(\text{triggersT1})$

$\overline{Q}_1 = 1(\text{triggers}T_2)$

Q.9 **(d)**

	A	B	C_i	S	C_0
After 1^{st} CP1	1		0	0	1
After 2^{nd} CP1	1		1	1	1

Q.10 (a)

Q_1	Q_0	$D_1(Q_0)$	$D_0(\bar{Q}_1)$
0	0	0	1
0	1	1	1
1	1	1	0
1	0	0	0

Q.11 (c)

Q.12 (b)

Q.13 (b)

Time period of waveform of output at

$Q_1 = 2 \times 2 \times T = 4T$

Delay time at output

$Q_1 = 2\Delta T$

Note :

i) In case of n flip-flops in such case, time period of last output waveform $= 2^n T$
Where
T= Time period for clock pulse

ii) Delay time $= n\Delta T$
Where
$\Delta T =$ Propagation dealy provided by one flip-flop

Q.14 (d)

Q.15 (c)

For NAND gates : Inputs [(0,1);(1,1)]
$\Rightarrow$ Output [(1,0);(1,0)]
For NOR gates : Inputs [(0,1);(1,1)]
$\Rightarrow$ Output [(1,0);(0,0)]

Q.16 (a)



Clock	J_1	K_1	J_2	K_2Q_1	Q_2
0	1	1	1	1 0	0
1	1	1	1	1 1	1
2	0	0	0	1 1	0
3					

So the sequence is 11,10,00,11,10,00 ...

Q.17 (d)

Initially, $Q_A = Q_B = Q_C = 0$

$D_A = Q_B$ e $Q_C = 1, D_B = Q_A = 0$

$D_C = Q_B = 0$ c

After one clock pulse,

$Q_A = 1, Q_B = 0, Q_C = 0$

$D_A = Q_B$ e $Q_C = 1$

$D_B = Q_A = 1, D_C = Q_B = 0$

After two clock pulse,

$Q_A = 1, Q_B = 1, Q_C = 0$

$D_A = Q_B$ e $Q_C = 0$

$D_B = Q_A = 1, D_C = Q_B = 1$

After three clock pulses,

$Q_A = 0, Q_B = 1, Q_C = 1$

$D_A = Q_B$ e $Q_C = 1$

$D_B = Q_A = 0, D_C = Q_B = 1$

After four clock pulse,

$Q_A = 1, Q_B = 0, Q_C = 1$

$D_A = Q_B$ e $Q_C = 0$

$D_B = Q_A = 1, D_C = Q_B = 0$

After five clock pulse,

$Q_A = 0, Q_B = 1, Q_C = 0$

$D_A = Q_B$ e $Q_C = 0$

$D_B = Q_A = 0, D_C = Q_B = 1$

After six clock pulse,

$Q_A = 0, Q_B = 0, Q_C = 1$

Therefore, the count sequence observed at Q_A is 0110100...

Q.18 (a)

Y=1 ,it is possible only when both flip-flop outputs are '1' . It means before applying clock both flip-flop input should be '1'. Before applying clock output of 1st flip-flop should be '0'. (Because input of 2nd flip-flop is connected to $\bar{Q}$) and after applying clock output of 1st flip-flop should be

'1' . And it depends only upon input data when it changes from '0' to '1'.

Q.19 (a)

Sequence of Johnson counter is

Q_2Q_1	Q_0D_2	D_1	D_0	V_0
00	00	0	0	0
10	01	0	0	4
11	01	1	0	6
11	11	1	1	7
01	10	1	1	3
00	10	0	1	1
00	00	0	0	0

Q.20 (d)

Present State		Next State	
Q_B	Q_A	Q_B	Q_A
0	0	1	1
1	1	0	1
0	1	1	0
1	0	0	0
0	0	1	1

Now using excitation table of D flip-flop

$D_A = (Q_AQ_B + \bar{Q}_A\bar{Q}_B)$

$D_B = \bar{Q}_B$

Q.21 (a)



$Qn_{ext} = \overline{\overline{A.CLK.Q}}$

$= A.CLK + Q$

$\bar{Q}_{next} = A.CLK + \bar{Q}$

If CLK=1 and A and B =1

Then $\left.\begin{matrix} Q_{next} = 1 \mid M \\ Q_{next=1} \end{matrix}\right\}$ Noracearound

If CLK =1 and A=B=0

$\left.\begin{matrix} Q_{next} = Q \\ \bar{Q}_{next} = \bar{Q} \end{matrix}\right\}$ Noracearound

Thus race around does not occur in the circuit

Q.22 (d)

State table

Q_t	A	D	Q_t+1
0	0	1	1
0	1	0	0
1	0	0	0
1	1	1	1

From State table



Q.23 (62.5)

Given circuit is a Ripple (Asynchrnous) counter. In Ripple counter, o/p frequency of each flip- flop is half of the input frequency if their all the states are used otherwise o/p frequency of the counter is

$= \dfrac{\text{input frequency}}{\text{modulus of the counter}}$

So, the frequency at

$Q_3 = \dfrac{\text{input frequency}}{16}$

$\dfrac{1\times10^6}{16}\text{Hz} = 62.5\text{kHz}$

Q.24 (d)

The input of D_2 flip-flop is

$D_2 = \overline{Q_1}s + Q_1\bar{s}(\because A = Q_1)$

The alternate expression for EX-NOR gate is

$= \overline{A \oplus B} = \bar{A} \oplus B = A \oplus \bar{B}$

So, if the Ex-OR gate is substituted by Ex-NOR gate then input A should be connected to $\overline{Q_1}$

$D_2 = \overline{\overline{Q_1}s} + Q_1S = \overline{\overline{Q_1}\bar{s}} + \overline{Q_1}S(\because A = \overline{Q_1})$

$= Q_1\bar{S} + \overline{Q_1}S$

Q.25 (c)

This circuit has used negative edge triggered, so output of the D-flip flop

will changed only when CLK signal is going from HIGH to LOW (1 to 0)



This is a synchronous circuit, so both the flip flops will trigger at the same time and will respond on falling edge of the Clock. So, the correct output (Y) waveform is associated to w_3 waveform.

Q.26 (d)

Latches are used to construct Flip-Flop. Latches are level triggered, so if you use two latches in cascaded with inverted clock, then one latch will behave as master and another latch which is having inverted clock will be used as a slave and combined it will behave as a flip-flop. So given circuit is implementing Master-Slave D flip-flop

Q.27 (c)

Q.28 5



Green is turned ON for 70 seconds
Yellow is turned ON for 5 seconds.
Red is turned ON for 75 seconds
Total time to complete one cycle for all 3 lights = (70 + 5 +75) seconds = 150 seconds
Time period of available clock = 5 seconds

Number of clock cycles in one complete cycle $= \dfrac{150 \text{ seconds}}{5 \text{ seconds}} = 30$

Let '*n*' be the number of flip-flops required.
So,

$2^n \geq 30$

$n \geq 4.90$

Minimum number of required flip-flops is 5.

Q.29 0.8415



$$V_{avg} = \underbrace{p \times V_{HIGH}\left(1 - \frac{\Delta T}{T_{CK}}\right)}_{\text{Case1}} + \underbrace{(1-p) \times V_{LOW}\left(\frac{\Delta T}{T_{CK}}\right)}_{\text{Case2}}$$

Where, *p* = Probability of input data bit (D_{in}) transition in each clock period

V_{HIGH} = Output voltage at logic high = 3.3V

V_{LOW} = Output voltage at logic low = 0V

$\dfrac{\Delta T}{T_{CK}} = 0.15$ (Given)

$$V_{avg} = 0.3 \times 3.3(1 - 0.15) + (1 - 0.3) \times 0(0.15)$$

$$V_{avg} = 0.3 \times 3.3 \times 0.85 = 0.8415$$

GATE QUESTIONS(EE)

Q.1 The frequency of the clock signal applied to the rising edge triggered D flip –flop shown in figure is 10 kHz. The frequency of the signal available at Q is



a) 10kHz b) 2.5kHz
c) 20kHz d) 5kHz

[GATE-2002]

Q.2 The shift register shown in figure is initially loaded with the bit pattern 1010. Subsequently the shift register is clocked, and with each clock pulse the pattern gets shifted by one bit position to the right. With each shift, the bit at the serial input is pushed to the left most position (msb). After how many clock pulses will the content of the shift register become 1010 again?



a) 3 b) 7
c) 11 d) 15

[GATE-2003]

Q.3 An X-Y flip flop whose Characteristic Table is given below is to be implemented using a J-K flop

X	Y	Q_{n+1}
0	0	1
0	1	Q_n
1	0	Q_n
1	1	0

This can be done by making

a) J=X,K=$\overline{Y}$ b) J=$\overline{X}$,K=Y
c) J=Y,K=$\overline{X}$ d) J=$\overline{Y}$,K=X

[GATE-2003]

Q.4 The digital circuit using two inverters shown in figure will act as



a) a bistable multi-vibrator
b) an astable multi-vibrator
c) a monostable multi –vibrator
d) an oscillator

[GATE-2004]

Q.5 A digital circuit which compares two numbers $A_3A_2A_1A_0$,$B_3B_2B_1B_0$ is shown in figure. To get output Y=0, choose one pair of correct input numbers.



a) 1010, 1010 b) 0101, 0101
c) 0010, 0010 d) 1010, 1011

[GATE-2004]

Q.6 The digital circuit shown in figure generates a modified clock pulse at output. Choose the correct output waveform from the options given below.



a) 

b) 

c) 

d) 

[GATE-2004]

Q.7 The digital circuit shown in the figure work as.



a) JK flip-flop
b) Clocked RS flip-flop
c) T flip-flop
d) Ring counter

[GATE-2005]

Q.8 Select the circuit which will produce the given output Q for the input signals X_1 and X_2 given in the figure



a) 

b) 

c) 

d) 

[GATE-2005]

Q.9 In the figure as long as X_1=1 and X_2=1, the output Q remains



a) at 1 b) at 0
c) at its initial value d) unstable

[GATE-2005]

Q.10 The truth table of monoshot shown in the figures is given in the table below:
Two monoshots, one positive edge triggered and other negative edge triggered, are connected shown n the figure. The pulse widths of the

two monoshot outputs, Q_1 and Q_2 are and T_{ON1} and T_{ON2} respectivel



The frequency and the duty cycle of the signal at Q_1 will respectively be

a) $f=\frac{1}{T_{ON1}+T_{ON2}}, D=\frac{T_{ON1}}{T_{ON1}+T_{ON2}}$

b) $f=\frac{1}{T_{ON1}+T_{ON2}}, D=\frac{T_{ON2}}{T_{ON1}+T_{ON2}}$

c) $f=\frac{1}{T_{ON1}}, D=\frac{T_{ON1}}{T_{ON1}+T_{ON2}}$

d) $f=\frac{1}{T_{ON2}}, D=\frac{T_{ON1}}{T_{ON1}+T_{ON2}}$

[GATE-2008]

Q.11 A two –bit counter circuit is shown below



If the state Q_AQ_B of the counter at the clock time t_n is "10" then the state Q_AQ_B of the counter at $t_n + 3$ (after three cycles) will be

a) 00 b) 01

c) 10 d) 11

[GATE-2011]

Q.12 Consider the given circuit



In this circuit the race around

a) Does not occur

b) Occurs when CLK =0

c) Occurs when CLK =1 and A=B=1

d) Occurs when clk =1 and A=B =0

[GATE-2012]

Q.13 The state transition diagram for the circuit shown is



a)



b)



c)



d)



[GATE-2012]

Q.14 The clock frequency applied to the digital circuit shown in figure below is 1kHz. If the initial state of the output Q of the flip-flop is '0', then the frequency of the output waveform Q in kHz is



a) 0.25 b) 0.5
c) 1 d) 2

[GATE-2013]

Q.15 A JK flip flop can be implemented by T flip-flops. Identify the correct implementation.

a)



b)



c)



d)



[GATE-2014-01]

Q.16 A state diagram of a logic gate which exhibits a delay in the output is shown in the figure, where X is the don't care condition, and Q is the output representing the state.



The logic gate represented by the state diagram is

a) XOR b) OR
c) AND d) NAND

[GATE-2014-02]

Q.17 Two monoshot multivibrators, one positive edge triggered (M_1) and another negative edge triggered (M_2), are connected as shown in figure



The monoshots M_1 and M_2 when triggered produce pulses of width T1 and T2 respectively, where $T_1 > T_2$. The steady state output voltage V_0 of the circuit is

a)



b)



c)



d)



[GATE-2014-02]

Q.18 The figure shows a digital circuit constructed using negative edge triggered J -K flip flops. Assume a starting state of $Q_2Q_1Q_0 = 000$. This state $Q_2Q_1Q_0 = 000$ will repeat after ____ number of cycles of the clock CLK.



[GATE-2015-01]

Q.19 In the following sequential circuit, the initial state (before the first clock pulse) of the circuit is $Q_1Q_0 = 00$. The state (Q_1Q_0), immediately after the 333rd clock pulse is



a) 00 b) 01
c) 10 d) 11

[GATE-2015-02]

Q.20 The current state Q_AQ_B of a two JK flip-flop system is 00. Assume that the clock rise-time is much smaller than the delay of the JK flip-flop. The next state of the system is 5V



a) 00 b) 01
c) 11 d) 10

[GATE-2016-01]

Q.21 For the synchronous sequential circuit shown below, the output Z is 0 for the initial conditions.

$Q_AQ_BQ_C = Q'_AQ'_BQ'_C = 100$



The minimum number of clock cycles after which the output Z would again becomes zero is .....

[GATE 2017-02]

Q.22 Which one of the following statements is true about the digital circuit shown in the figure?



a) It can be used for dividing the input frequency by 3.
b) It can be used for dividing the input frequency by 5.
c) It can be used for dividing the input frequency by 7.
d) It cannot be reliably used as a frequency divider due to disjoint internal cycles.

[GATE 2018]

ANSWER KEY:

1	2	3	4	5	6	7	8	9	10	11	12	13	14
(d)	(b)	(d)	(a)	(d)	(b)	(c)	(a)	(d)	(a)	(c)	(a)	(d)	(b)
15	**16**	**17**	**18**	**19**	**20**	**21**	**22**						
(b)	(d)	(c)	6	(b)	(c)	(6)	(b)						

EXPLANATIONS

Q.1 **(d)**

In toggle mode

$$f_{out} = \frac{f_{in}}{2} = \frac{10kHz}{2} = 5kHz$$

Q.2 **(b)**



$$Q_3(t+1) = Q_0(t) \oplus Q_1(t) \oplus Q_2(t)$$

CLK pulse	Q_3 Q_2 Q_1 Q_0
1 → 0	1 0 1 0
2 → 1	1 1 0 1
3 → 2	0 1 1 0
4 → 3	0 0 1 1
5 → 4	0 0 0 1
6 → 5	1 0 0 0
7 → 6	0 1 0 0
	1 0 1 0

Q.3 **(d)**

X-Y truth table

X	Y	Q_{n+1}
0	0	1
0	1	Q_n
1	0	$\overline{Q_n}$
1	1	0

J-K truth table

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	$\overline{Q_n}$

Excitation table

Q(t)	Q(t+1)	J	K	X	Y
0	0	0	×	×	1
0	1	1	×	×	0
1	0	×	1	1	×
1	1	×	0	0	×

To make (X-Y) FF using (J-K) FF, (J) should be ($\overline{Y}$) and (K) should be (X).

Q.4 **(a)**

For the both states (0, 1) our system is stable

∴ It is disable multi vibrator

Q.5 **(d)**

For a 4-input X-NOR gate output will be zero if number of 1's will be odd.

We also know that output of XOR gate will be '1' it number of 1's will be odd.

If the inputs will be same then output of XOR gate will be 0 so all inputs to XNOR will be zero so output Y will be '1'.
So only in option (d) the inputs are different so Y will be zero.

Q.6 (b)



Q.7 (c)

Truth table of ckt

X	Q(t)	Q(t + 1)	
0	0	0	T – FF
0	1	1	
1	0	1	
1	1	0	

Q.8 (a)

Truth table

X_1	X_2	Q	
1	0	1	
0	0	1	→ NC
0	1	0	

Q.9 (d)

As no combination of 'Q' with $(X_1 \text{and} X_2) = 1$ output is stable

It always switches its state from '1' to '0' and from '0' to '1'.

Q.10 (a)

$$f=\frac{1}{T_{ON1}+T_{ON2}}, D=\frac{T_{ON1}}{T_{ON1}+T_{ON2}}$$

Q.11 (c)

	J	K	Q_A	T	Q_B
⎍	1	0	1	1	1
⎍	0	1	0	1	0
⎍	1	0	1	1	0

$Q_A Q_B$ att$_n$ +3 is '1 0'

Q.12 (a)



$Qn_{ext} = A.CLK.Q$

$=A.CLK+Q$

$\bar{Q}_{next} = A.CLK+\bar{Q}$

If CLK=1 and A and B =1

Then $\left.\begin{matrix} Q_{next}=1 \\ Q_{next=1} \end{matrix}\right\}$ Noracearound

If CLK =1 and A=B=0

$\left.\begin{matrix} Q_{next}=Q \\ \bar{Q}_{next}=\bar{Q} \end{matrix}\right\}$ Noracearound

Thus race around does not occur in the circuit

Q.13 (d)

State table

Q_t	A	D	Q_t+1
0	0	1	1
0	1	0	0
1	0	0	0
1	1	1	1

From State table



Q.14 (b)

$x = \left(Q \oplus \bar{Q}\right)\left(Q \text{ e } \bar{Q}\right)^{-}$

$=\overline{1.0}=1$(always)

$\because \quad X = 1 = T$

$\Rightarrow Q$ always toggles whenever clock triggers.



$$\therefore f_Q = \frac{f_{clk}}{2} = \frac{1kHz}{2} = 0.5kHz$$

Q.15 (b)

Q_n	J	K	Q_{n+1}	T
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	1
1	0	0	1	0
1	0	1	0	1
1	1	0	1	0
1	1	1	0	1



$$T = \bar{Q}_n J + Q_n k$$

Analysis:

If you will observe the combinational circuit output expression which is the input for T flip flop is not matching directly, so you should go through the option. If you will solve the combinational circuit of option (B) then

$$T = (J + Q_n).(K + \bar{Q}_n)$$

$$= J.K + J\bar{Q}_n + KQ_n + Q_n\bar{Q}_n$$

$$= J.K + J\bar{Q}_n + K.Q_n + 0\,(Q\,Q_n.\bar{Q}_n = 0)$$

$$= J.K + J\bar{Q}_n + K.Q_n$$

Now, according to consensus theorem J-K will become redundant term, so it should be eliminated.

Hence $T = J\bar{Q}_n + K.Q_n$ which in matching with our desired result and option-(B) is correct answer.

Q.16 (d)

True Table

A	B	Y	Q
1	1	0	0
0	0	1	1
0	1	1	1
1	0	1	1
1	1	0	0

If you will observe this true table corresponding to state diagram, then if any input is 0 output is 1 and if all the inputs are one output is zero it means it corresponds to NAND gate.

Q.17 (c)



Given M_1 mono-stable multivibrator generates pulse width T1.



M_2 mono-stable multivibrator generates public width T2



(Because $T_1 > T_2$)

(1) Assume Initially if $Q_2 = 1$ (high state), then $\bar{Q}_2 = 0$ (low state) Then

output of AND gate is low, M_1 (multi vibrator) it does not generates pulse width T_1 (Because it is positive edge triggered),

(2) Output (Q_2), after T_2 duration, it is low (comes to stable state then 02 is high, the output of And gate is high now, then M_1 multivibrator generates pulse width T_1 (Because it positive edge triggered), At this time Q_2 does not generates pulse width T_2 (Because it negative edge Triggered) then, at the end of T_1 pulse, M_2 multi vibrator generates T_2 pulse width (Because it is negative edge triggered)

(1)



Then again $Q_2(t)$ is high at the end of T_1 pulse



Overall output wave form

Q.18 (6)

Second 2 flip flops from mod (2n-1) Johnson counter = mod counter

∴ overall modulus = mod – 6 counter

Q.19 (b)

$J_0(\overline{Q}_1)$	$K_1(\overline{Q}_0)$	$J_1(Q_0)$	$K_0(Q_1)$	Q_1	Q_0
-	-	-	-	0	0
0	1	1	0	0	1
1	0	1	0	1	1
1	0	0	1	1	0
0	1	0	1	0	0

If is a Johnson (MOD-4) counter. Divide 333 by 4, so it will complete 83 cycle and remainder clock is 1, at the completion of cycles output's in at Q_1Q_0=00 so, next at 333rd clock pulse output is at Q_1Q_0=01

Q.20 (c)



It is given initially $Q_AQ_B = 0$

Since it is a synchronous counter, when clock is applied both flip flop will change there state simultaneously based on JK FF state table

$\rightarrow [J_A = 1, K_A = 1], [Q_A = 0] \rightarrow Q_A^+ = 1$

$[J_B = 1, K_B = 1], [Q_B = 0] \rightarrow Q_B^+ = 1$

So next state (c) $Q_A^+Q_B^+$ is 11

Q.21 6

Q.22 (b)

Given:



From the above sequential circuit,

Present state			FF inputs			Next state		
θ_A	θ_B	θ_C	$D_A = \overline{\theta_B \cdot \theta_C}$	$D_B = \theta_A$	$D_C = \theta_B$	θ_A^+	θ_B^+	θ_C^+
0	0	0	1	0	0	1	0	0
1	0	0	1	1	0	1	1	0
1	1	0	1	1	1	1	1	1
1	1	1	0	1	1	0	1	1
0	1	1	0	0	1	0	0	1
0	0	1	1	0	0	1	0	0

State diagram:





GATE QUESTIONS(IN)

Q.1 Given that the initial state (Q_1Q_0) is 00, the counting sequence of the counter shown in the following figure is Q_1Q_0 =



a) 00-11-01-10-00
b) 00-01-11-10-00
c) 00-11-10-01-00
d) 00-10-01-11-00

[GATE-2006]

Q.2 All the logic gates in the circuit shown below have finite propagation delay. The circuit can be used as a clock generator, if



a) X=0 b) X=1
c) X=0 or 1 d) X=Y

[GATE-2006]

Q.3 A sequential circuit is shown in the figure below. Let the state of the circuit be encoded as Q_A, Q_B . The notation $X \rightarrow Y$ implies that state Y is reachable from state X in a finite number of clock transition.



Identify the INCORRECT statement.
a)01→00 b) 11→01
c)01→11 d) 01→10

[GATE-2007]

Statement for linked Answer Questions 4 & 5

Consider the circuit shown below



Q.4 In the above figure, Y can be expressed as

a) $Q_3(Q_2+Q_1)$ b) $Q_3+Q_2Q_1$
c) $\overline{Q_3(Q_2+Q_1)}$ d) $\overline{Q_3+Q_2Q_1}$

[GATE-2008]

Q.5 The above circuit is a
a) Mod-8 Counter
b) Mod -9 Counter
c) Mod -10 Counter
d) Mod -11 Counter

[GATE-2008]

Q.6 In the figure shown, the initial state of Q is 0. The output is observed after the application of each clock pulse. The output sequence at Q is



a) 0000.... b) 1010...
c) 1111... d) 1000...

[GATE-2009]

Q.7 The figure below shows a 3- bit ripple counter, with Q_2 as the MSB.

The flip-flops are rising –edge triggered. The countiong direction is



a) Always down
b) always up
c) up or down depending on the initial state of Q_0 only
d) up or down depending on the initial states of Q_2,Q_1 and Q_0

[GATE-2009]

Q.8 Consider the given circuit



In this circuit the race around
a) Does not occur
b) Occurs when CLK =0
c) Occurs when CLK =1 and A=B=1
d) Occurs when clk =1 and A=B =0

[GATE-2012]

Q.9 The state transition diagram for the circuit shown is



a)



b)



c)



d)



[GATE-2012]

Q.10 The digital circuit shown below uses two negative edge- triggered D flip-flops assuming initial condition of Q1 and Q0 as zero, the output Q1 Q0 of this circuit is



a) 00,01,10,11,00…
b) 00,01,11,10,00…
c) 00,11,10,01,00…
d) 00,01,11,11,00…

[GATE-2013]

Q.11 The number of clock cycles for the duration of an input pulse is counted using a cascade of N decade counters (DC 1 to DC N) as shown in the figure. If the clock frequency in mega hertz is f, the resolution and range of measurement of input pulse width, both in μ s, are respectively,



a) $\frac{1}{f}$ and $\frac{(2^N-1)}{f}$
b) $\frac{1}{f}$ and $\frac{(10^N-1)}{f}$
c) $\frac{10^N}{f}$ and $\frac{(10^N-1)}{f}$
d) $\frac{2^N}{f}$ and $\frac{(2^N-1)}{f}$

[GATE-2015]

Q.12 A synchronous counter using two J - K flip flops that goes through the sequence of states $Q_1Q_2 = 00 \rightarrow 10 \rightarrow 01 \rightarrow 11 \rightarrow 00\ldots$ is required. To achieve this, the inputs to the flip flops are:



a) $J_1 = Q_2, K_1 = 0; J_2 = Q_1; K_2 = Q_1$

b) $J_1 = 1, K_1 = 1; J_2 = Q_1; K_2 = Q_1$

c) $J_1 = Q_2, K_1 = Q_2; J_2 = 1; K_2 = 1$

d) $J_1 = Q_2, K_1 = Q_2; J_2 = Q_1, K_2 = Q_1'$

[GATE-2016]

Q.13 The two inputs and A and B are connected to an R-S latch via two AND gates as shown in the figure. If A=1 and $B=\overline{0}$, the output QQ is



a) 00 b) 10

c) 01 d) 11

Q.14 A 2-bit synchronous counter using two J-K flip flops is shown. The expressions for the inputs to the J-K flip flops are also shown in the figure. The output sequence of the counter starting from $Q_1Q_2 = 00$ is A 2-bit synchronous counter using two J-K flip flops is shown. The expressions for the inputs to the J-K flip flops are also shown in the figure. The output sequence of the counter starting from $Q_1Q_2 = 00$ is



a) $00 \rightarrow 11 \rightarrow 10 \rightarrow 01 \rightarrow 00\ldots$

b) $00 \rightarrow 01 \rightarrow 10 \rightarrow 11 \rightarrow 00\ldots$

c) $00 \rightarrow 01 \rightarrow 11 \rightarrow 10 \rightarrow 00\ldots$

d) $00 \rightarrow 10 \rightarrow 11 \rightarrow 01 \rightarrow 00\ldots$

[GATE-2018]

ANSWER KEY:

1	2	3	4	5	6	7	8	9	10	11	12	13	14
(a)	(b)	(C)	(a)	(c)	(c)	(d)	(a)	(d)	(b)	(b)	(b)	(b)	(c)

EXPLANATIONS

Q.1 **(a)**

$J_0=K_0=\overline{Q_1}$ and $J_1=K_1=1$

So Q_1 will change state at each clock edge and Q_0 will change its state when $Q_1 = 0$ So

$Q_1Q_0 \Rightarrow 00-11-01-10-00-11$

Q.2 **(b)**

When X=1, equivalent circuit is



This circuit act as clock generator.

Q.3 **(c)**

Here, $T_B=Q_A+Q_B$

$T_A=Q_A+Q_B$

And we know that output of T flip-flop= $(Q \oplus T)$

So, started with $Q_AQ_B=01$

$T_A, T_B = 1$

Then, $Q_AQ_B=10$

Now, $T_B=0$ & $T_A=1$

so $Q_A Q_B = 01$

So sequence is repeated as 01, 10,01

So it will never reach to 11.

Q.4 **(a)**

$Y= \overline{\overline{(Q_2Q_3)}\ \overline{(Q_3Q_1)}}$

$Q_2Q_3+Q_1Q_3$

$=Q_3(Q_1+Q_2)$

Q.5 **(c)**

Whenever Y=1, then clear input of all the FFs receives '0' and outputs of the counter will be reset. When count =1010, Y=1 and counter will be reset

Q_3	Q_2	Q_1	Q_0
1	0	1	0
1	1	0	0
1	1	1	0

Q.6 **(c)**

J	$K(\bar{Q})$	Q_{n+1}
1	1	0
1	0	1
1	0	1
		1

Q.7 **(d)**

Up or down depending on the initial states of Q_2, Q_1 and Q_0.

Q.8 **(a)**



$Qn_{ext}=\overline{\overline{A.CLK.Q}}$

$=A.CLK + Q$

$\bar{Q}_{next}=A.CLK+\bar{Q}$

If CLK=1 and A and B =1

Then $\left.\begin{matrix} Q_{next}=1|M \\ Q_{next=1} \end{matrix}\right\}$ No race around

If CLK =1 and A=B=0

$\left.\begin{matrix} Q_{next}=Q \\ \overline{Q}_{next}=\overline{Q} \end{matrix}\right\}$ No race around

Thus race around does not occur in the circuit

Q.9 (d)

State table

Q_t	A	D	Q_t+1
0	0	1	1
0	1	0	0
1	0	0	0
1	1	1	1

From State table



Q.10 (b)

State table

Present state		Next state		$D_1 = Q_0$	$D_0 = Q_1$
Q_1	Q_0	D_1	D_0		
0	0	0	1	0	1
0	1	1	1	1	1
1	1	1	0	1	0
1	0	0	0	0	0

Q.11 (b)



The Resolution (R) is the smallest change that is detectable.

$$\therefore R = \frac{1}{f(MHz)} = T_{CLK}$$

Range of measurement of input width = T

$T=\left(10^N-1\right)T_{CLK}$

$T=\frac{\left(10^N-1\right)}{f}$

Q.12 (b)

Present State		Next State		Flip-flop input			
Q_1	Q_2	Q_1	Q_2	J_1	K_1	J_2	K_2
0	0	1	0	1	x	0	x
0	1	1	1	1	x	x	0
1	0	0	1	x	1	1	x
1	1	0	0	x	1	x	1

From the column of J_1 K_1 J_2 K_2

We can say $J_1 = 1$

$K_1 = 1$

And $T_2 = Q_1$

$K_2 = Q_1$

Q.13 (b)

Q.14 (c)

Present State		Flipflop				Next State	
Q_1	Q_2	J_1 $(Q_1+\overline{Q}$	K_1 $(\overline{Q}_1+Q$	J_2 $(\overline{Q}_1+Q$	K_2 $(Q_1+\overline{Q}$	Q_1^+	Q
0	0	0	1	1	1	0	1
0	1	1	1	1	0	1	1
1	0	1	1	0	1	0	0
1	1	1	0	1	1	1	0

→By using J_1, k_1, Q_1 we get Q_1^+

J_2, K_2, Q_2 we get Q_2^+ with the help of state table of JK flipflop

→By observing the table we can say, the counting pattern of the counter is

$$00 \rightarrow 01 \rightarrow 11 \rightarrow 10 \rightarrow 00...$$

7 CONVERTERS

7.1 INTRODUCTION

There are two basic type of converters, digital-to-analog (DACs or D/As) and analog-to-digital (ADCs or A/Ds). Their purpose is fairly straight forward. In the case of DACs, output of DACs is an analog voltage that is a proportion of a reference voltage; the proportion is based on the digital word applied. In the case of the ADCs, a digital representation of the analog voltage that is applied to the ADCs input; the representation is proportional to a reference voltage.

7.2 DIGITAL TO ANALOG CONVERTER

A digital-to-analog converter or simply DAC is a semiconductor device that is used to convert a digital code into an analog signal. A typical digital-to-analog converter outputs an analog signal, which is usually voltage or current, which is proportional to the value of the digital code provided to its inputs. There are 2 types of DACs, which we will study in this chapter

1. Binary-weighted DAC
2. R-2R ladder DAC

7.2.1 RESOLUTION

It is defined as the smallest change in the analog output voltage corresponding to change in 1 bit of the input (or it is analog value of 1 LSB bit).

$$\text{Resolution(or step size)} = \frac{V_{ref}}{\left(2^n - 1\right)}$$

$$\%\text{Resolution} = \frac{\text{step size}}{V_{ref}} \times 100\%$$

$$= \frac{1}{\left(2^n - 1\right)} \times 100\%$$

Where, V_{ref} is the analog voltage value for logic 1.

Note:

- The resolution of R-2R ladder type DAC with the range of output from 0 to V volts is given by $\frac{1}{\left(2^n - 1\right)} \text{x}100$
- If resolution of a DAC is known, its output for any digital input can be calculated as

Analog output = resolution × decimal equivalent of input binary

Example: If the reference voltage for 8 bit ADC is 5 V calculate its resolution.

Solution:

$$\text{Resolution} = \frac{V_{ref}}{\left(2^n - 1\right)} = \frac{5}{2^8 - 1} = 19.61\text{mV}$$

Example: Resolution for DAC is 0.2; find the output voltage for the input 11001.

Solution:

$$\text{Analog output} = \text{resolution} \times \text{decimal equivalent of input binary}$$

$$\text{Analog output} = 0.2 \times \left(1 \times 2^4 + 1 \times 2^3 + 1 \times 2^0\right) = 5\text{V}$$

Example: A five-bit D/A converter Produces V_{OUT} = 0.2 V for a digital input of 00001. Find the value of V_{OUT} for an input of 11111.

Solution:

Obviously, 0.2 V is the weight of the LSB. For a digital input of 11111, the value of V_{OUT} will be

$$V_{out} = 0.2\left(1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^2 + 1 \times 2^0\right) = 6.2\text{V}$$

7.2.2 ACCURACY

Accuracy is a comparison of the actual output of a DAC with the expected output. It is expressed as a percentage of a full-scale or maximum output voltage. For example, if a converter has a full- scale output of 10V and the accuracy is ±0.1 %, then the maximum error for any output voltage is (10 V)(0.001) =10 mV. Ideally, the accuracy should be, at most, ±1/2 of an LSB (resolution). For an 8-bit converter, 1 LSB is 1/256 = 0.0039 (0.39% of full scale). The accuracy should be approximately ±0.2%

7.2.3 LINEARITY

A D/A converter is said to be linear, if it gives equal increments in the analog output for equal increment in the numerical value of digital input.

7.3 BINARY-WEIGHTED DAC

A D/A converter using binary-weighted resistors are shown in the figure below. In the circuit, the op-amp is connected in the inverting mode. The op-amp can also be connected in the non-inverting mode. The circuit diagram represents a 4-digit converter. Thus, the number of binary inputs is four.



The switches are denoted by b_0, b1, b2, b3 (MSB) & each of which takes value logic '0' when connected to ground i.e. b=0 & logic '0' when connected to +5 V i.e. b = 1 × 5.

From fig.

$$I_1 + I_2 + I_3 + I_4 = I_F$$

$$\therefore \quad \frac{b_0}{R} + \frac{b_1}{R/2} + \frac{b_2}{R/4} + \frac{b_3}{R/8} = I_F$$

$$\therefore \quad I_F = \frac{1}{R}(b_0 + 2b_1 + 4b_2 + 8b_3)$$

Now,

$$V_0 = -I_F R_F = -\frac{R_F}{R}(b_0 + 2b_1 + 4b_2 + 8b_3)$$

7.4 R-2R LADDER DAC

R-2R weighted resistor ladder network uses only 2 set of resistors R & 2R. If a very precise DAC is to be build, the values of resistors should be exactly in R-2R ratio.



The voltage V_r shown in the ladder below can be calculated as



V_r = resolution × decimal equivalent of digital input

Output voltage V_0 of R-2R DAC is

$$V_0 = \left(1 + \frac{R_F}{R}\right) \times V_r$$

7.5 ANALOG TO DIGITAL CONVERTERS

The basic function of an A/D converter is to convert an analog value (typically represented by a voltage) into binary bits

that give a "good" approximation to that analog value. Conceptually (if not physically), this process can be viewed as forming a ratio between the input signal and a known reference voltage V_{ref}, and then rounding the result to the nearest n-bit binary integer

7.5.1 RESOLUTION OF ADC

It is defined as the change in the voltage required for a one bit change in the output i.e. resolution is the analog value of 1 LSB bit. For n bit conversion of analog voltage in the range –V/2 to +V/2, the resolution is $\text{Resolution} = \frac{V}{2^n - 1}$

The quantization error has a range of ±½ LSB (least significant bit), where $\text{one LSB} = \frac{V}{2^n - 1}$.

7.5.2 TYPES OF A/D CONVERTERS

1. Counter ADC
2. Successive Approximation ADC
3. Flash type ADC
4. Dual slope ADC

7.6 COUNTER TYPE ADC

Conversion from analog to digital using counter type ADC involves comparator where the value of the analog voltage at some point in time is compared with some standard.



The analog voltage Vs is applied to one terminal of a comparator and the output of D/A convertor is applied to other terminal of comparator. When input V_s is greater than output of DAC, the AND gate will be enabled & clock pulses will be allowed to the counter which will be counted. When the output of ADC becomes greater than V_s, the clock pulses to the counter will be stopped & at that point, the counter holds the digital value corresponding to the analog voltage.

Note: For n bit conversion maximum number of clock pulses required is $2^n - 1$. Therefore the maximum conversion time $= (2^n - 1)T_{clock}$.

7.7 SUCCESSIVE APPROXIMATION ADC

A successive-approximation converter is composed of a digital-to-analog converter (DAC), a single comparator, and some control logic and registers.



The logic sets the DAC to zero and starts counting up, setting each following bit until it reaches the value of the measured input voltage. The conversion is then finished and the final number is stored in the register

1. When the analog voltage to be measured is present at the input to the comparator, the system control logic initially sets all bits to zero. Then the DAC's most significant bit (MSB) is set to 1, which forces the DAC output to 1/2 of full scale (in the case of a 10-V full-scale system, the DAC outputs 5.0 V). The comparator then compares the analog output of the DAC to the input

signal, and if the DAC output is lower than the input signal (the signal is greater than 1/2 full scale), the MSB remains set at 1.

2. If the DAC output is higher than the input signal, the MSB resets to zero. Next, the second MSB with a weight of 1/4 of full scale turns on (sets to 1) and forces the output of the DAC to either 3/4 full scale (if the MSB remained at 1) or 1/4 full scale (if the MSB reset to zero). The comparator once more compares the DAC output to the input signal and the second bit either remains on (sets to 1) if the DAC output is lower than the input signal or resets to zero if the DAC output is higher than the input signal.
3. The third MSB is then compared the same way and the process continues in order of descending bit weight until the LSB is compared. At the end of the process, the output register contains the digital code representing the analog input signal.

Note: Successive approximation ADCs are relatively slow because the comparisons run serially, and the ADC must pause at each step to set the DAC and wait for its output to settle. A 4 bit Successive approximation ADC always take four clock pulses for conversion & an n bit Successive approximation ADC always take n clock pulses for conversion.

$$\text{Conversion time} = n \times T_{clock}$$

7.8 DUAL SLOPE ADC

The dual slope ADC is the most commonly used integrating ADC. A dual-slope ADC integrates an unknown input voltage (V_{in}) for a fixed amount of time (T_{up}), then "de-integrates" (T_{dn}) using a known reference voltage (V_{ref}) for a variable amount of time. The advantage of this architecture over the single-slope is that the final conversion result is insensitive to errors in the component values. That is, any error introduced by a component value during the integrate cycle will be cancelled out during the de-integrate phase.



There are two half cycles, referred to here as the up slope and the down slope. The input signal is integrated during the up slope for a fixed time. Then a reference of opposite sign is integrated during the down slope to return the integrator output to zero.



The up slope cycle can be described mathematically as follows:

$$V_p = \frac{-T_{up} V_{in}}{RC} \qquad \ldots (1)$$

Where, V_p is the peak value reached at the integrator output during the up slope, T_{up} is the known up slope integration time, V_{in} is the input signal, and R and C are the integrator component values.

The down slope can be similarly described by

$$V_p = \frac{T_{dn} V_{ref}}{RC} \qquad \ldots (2)$$

Where, T_{dn} is the unknown time for the down slope, and V_{ref} is the known reference.

Equating 1 and 2 and solving for T_{dn}, the output of the ADC:

$$T_{dn} = \frac{-T_{up} V_{in}}{V_{ref}} \qquad \ldots (3)$$

It should be noted here that V_{in} and V_{ref} will always be of opposite sign (to assure a return to zero in the integrator), so that T_{dn} will always be positive. It can be immediately seen in Eq. 3that the values of R and C do not appear inT_{dn}, so that their values are not critical. This is a result of the same components having been used for both the up and down slopes. Similarly, if the times T_{up} and T_{dn} are defined by counting periods of a single clock, the exact period of that clock will not affect the accuracy of the ADC. Restating the output in terms of the number of periods of the clock:

$$N_{dn} = \frac{-N_{up} V_{in}}{V_{ref}}$$

Where, N_{up} is the fixed number of clock periods used in the up slope and N_{dn} is the number of clock periods required to return the integrator output to zero.

Note:

$$\text{Maximum conversion time} = 2^{2n} \times T_{clock}$$

7.9 FLASH TYPE ADC

It is also called the parallel A/D converter. This circuit is the simplest to understand. It is formed of a series of comparators, each one comparing the input signal to a unique reference voltage. The comparator outputs connect to the inputs of a priority encoder circuit, which then produces a binary output.

The following illustration shows a 3-bit flash ADC circuit:



If the input voltage V_{in} is 5.1 V then after comparison at each comparator bits $I_5, I_4, I_3, I_2, I_1, I_0$ will set & the priority encoder will generate the binary output corresponding to highest set bit i.e. I_5 & the conversion will be 101.

Note: Flash type ADC is fastest of all ADCs.

Example: What is the largest value of output voltage from an eight-bit DAC that produces 1.0V for a digital input of 00110010?

Solution:

$$(00110010)_2 = (50)_{10}$$

$$1.0V = K \times 50$$

Therefore,

K = 20 mV

The largest output will occur for an input of

$$(1111111)_2 = (255)_{10}$$

$$V_{OUT}(max) = 20mV \times 255$$

$$= 5.10$$

GATE QUESTIONS(EC)

Q.1 The number of comparators required in a 3-bit comparator type ADC is

a) 2 b) 3
c) 7 d) 8

[GATE -2002]

Q.2 The minimum number of comparators required to build an 8-bit flash ADC is

a) 8 b) 63
c) 255 d) 256

[GATE -2003]

Q.3 The circuit shown in the figure is a 4 bit DAC



The input bits 0 and 1 are represented by 0 and 5 V respectively. The OP AMP is ideal but all the resistances and the 5 V inputs have a tolerance of ±10% .The specification (rounded to the nearest multiple of 5%) for the tolerance of the DAC is

a) ±35%. b) ±20%.
c) ±10%. d) ±5%

[GATE -2003]

Q.4 A digital system is required to amplify a binary –encoded audio signal. The user should be able to control the gain of the amplifier from a minimum to a maximum in 100 increments. The minimum number of bits required to encode, in straight binary is

a) 8 b) 6
c) 5 d) 7

[GATE -2004]

Q.5 A 4 –bit D/A converter is connected to a free-running 3-bit UP counter, as shown in the following figure. Which of the following waveforms will be observed at V_O ?



In the figure shown above, the ground has been shown by the symbol

a) b)



c) d)



[GATE -2006]

Statement for linked Answer Questions Q.6 & Q.7

In the Digital-to-Analog converter circuit shown in the figure below, $V_R = 10V$ and $R = 10k\Omega$



Q.6 The current is

a) 31.25μA b) 62.5μA
c) 125μA d) 250μA

[GATE -2007]

Q.7 The voltage V_0 is

a) –0.781V b) –1.562V
c) –3.125V d) –6.250V

[GATE -2007]

Statement for linked Answer Questions Q.8 & Q.9

In the following circuit, the comparator output is logic "1" if $V_1 > V_2$ and is logic "0" otherwise. The D/A conversion is done as per the relation

$V_{DAC} = \sum_{n=0}^{3} 2^{n-1} b_n \text{Volts}, \text{where} b_3 (\text{MSB}), b_2,$

$b_1 \text{and} b_0$ (LSB) are the counter outputs.

The counter starts from the clear state.



Q.8 The stable reading of the LED displays is

a) 06 b) 07
c) 12 d) 13

[GATE -2008]

Q.9 The magnitude of the error between V_{DAC} and V_{in} at steady state in volts is

a) 0.2 b) 0.3
c) 0.5 d) 1.0

[GATE -2008]

Q.10 In an N bit flash ADC, the analog voltage is fed simultaneously to $2^N - 1$ comparators. The output of the comparators is then encoded to a binary format using digital circuits. Assume that the analog voltage source V_{in} (whose output is being converted to digital format) has a source resistance of 75Ω as shown in the circuit diagram below and the input capacitance of each comparator is 8 pF. The input must settle to an accuracy of 1/2LSB even for a full scale input change for proper conversion. Assume that the time taken by the thermometer to binary encoder is negligible.



If the flash ADC has 8 bit resolution, which one of the following alternatives is closest to the maxi mum sampling rate?

a) 1mega samples per second
b) 6 mega samples per second
c) 64 mega samples per second
d) 256 mega samples per second

[GATE-2016]

ANSWER KEY:

1	2	3	4	5	6	7	8	9	10
(c)	(c)	(a)	(d)	(b)	(b)	(c)	(d)	(b)	(a)

EXPLANATIONS

Q.1 **(c)**

$2^n - 1 = 2^3 - 1$

Q.2 **(c)**

$2^n - 1 = 2^8 - 1 = 255$

Q.3 **(a)**

$$V_0 = -V_R \cdot \left[d_3 \frac{R}{R} + d_2 \frac{R}{2R} + d_1 \frac{R}{4R} + d_0 \frac{R}{8R} \right] a$$

$$\Rightarrow V_0 = -V_R \cdot \frac{R}{R}[\text{cons tan t}]$$

Worst case tolerance in

$$V_0 = \frac{1.1 \times 1.1}{0.9} = 35\%$$

Q.4 **(d)**

$2^n \geq 100$

$\therefore\ n \geq 7$

Q.5 **(b)**



D_2 is connected to ground and Q_2 to D_3

Q.6 **(b)**



Last both 2R resistor are in parallel and series with R then after



Then again similar condition last both 2R are in parallel and series with R similarly after solving equivalent circuit is



$$I = \frac{V_R}{R} = \frac{10}{10k\Omega} = 1mA$$



Then $i = \frac{I}{16} = \frac{1 \times 10^{-3}}{16} = 62.5\mu A$

Q.7 (c)

Net current in inverting terminal of op-amp $= \frac{I}{4} + \frac{I}{16} = \frac{5I}{16}$

$$V_0 = -R \times \frac{5I}{16}$$

$$= -\frac{10 \times 10^3 \times 5 \times 1 \times 10^{-3}}{16} = -3.125V$$

Q.8 (d)

$$V_{DAC} = 2^{-1}b_0 + 2^0 b_1 + 2^1 b_2 + 2^2 b_3$$

$$= 0.5b_0 + b_1 + 2b_2 + 4b_3$$

Counter output will start from 0000 and will increase by 1 at every clock pulse. Table for V_{DAC} is shown below

b_3	b_2	b_1	b_0	V_{DAC}
0	0	0	0	0
0	0	0	1	0.5
0	0	1	0	1
0	0	1	1	1.5
0	1	0	0	2
0	1	0	1	2.5
0	1	1	0	3
0	1	1	1	3.5
1	0	0	0	4
1	0	0	1	4.5
1	0	1	0	5
1	0	1	1	5.5
1	1	0	0	6
1	1	0	1	6.5
1	1	1	0	7
1	1	1	1	7.5

Counter will increase till $V_{in} > V_{DAC}$. So, when $V_{DAC} = 6.5V$, the comparator output will be zero and the counter will be stable at that reading. The corresponding reading of LED display is 13.

Q.9 (b)

Magnitude of the error between V_{DAC} and V_{in} at steady state

$= 6.5 - 6.2 = 0.3V$

Q.10 (a)

The total capacitance = $(2^n\text{-}1) \times C = (2^8\text{-}1) \times 8$ pF = 2.04 nF



The time constant = RC = 153 ns
Setting Time = 5RC = 765 ns
Sampling Rate = 1/Setting Time
= 1 M Samples/sec

GATE QUESTIONS(EE)

Q.1 Among the following four, the slowest ADC (analog-to digital converter) is
a) parallel–comparator (i.e flash) type
b) successive approximation type
c) integrating type
d) counting type

[GATE-2001]

Q.2 The voltage comparator shown in figure can be used in the analog –to digital conversion as.



a) a 1-bit quantizer
b) a 2-bit quantizer
c) a 4-quntizer
d) a 8 –bit quantizer

[GATE-2004]

Q.3 A student has made a 3-bit binary down counter and connected to the R-2R ladder type DAC [Gain=(-1KΩ/2R) as shown in figure to generate a staircase waveform. The output achieved is different as shown in figure. What could be the possible cause of this error?





a) The resistance values are incorrect
b) The counter is not working properly
c) The connection from the counter to DAC is not proper
d) The R and 2R resistances are in interchanged.

[GATE-2006]

Q.4 The Octal equivalent of the HEX number AB.CD is
a) 253.314 b) 253.632
c) 526.314 d) 526.632

[GATE-2007]

Q.5 An 8-bit, unipolar Successive Approximation Register type ADC is used to convert 3.5 V to digital equivalent output. The reference voltage is +5 V. The output of the ADC, at the end of 3rd clock pulse after the start of conversion, is
a) 1010 0000 b) 1000 0000
c) 0000 0001 d) 0000 0011

[GATE-2015-01]

Q.6 A 2-bit flash Analog to Digital Converter (ADC) is given below. The input is $0 \le V_{IN} \le 3$ Volts. The expression for the LSB of the output B_0 as a Boolean function of X_2, X_1, and X_0 is



a) $X_0\left[\overline{X_2 \oplus X_1}\right]$ b) $\overline{X_0}\left[\overline{X_2 \oplus X_1}\right]$

c) $X_0\left[X_2 \oplus X_1\right]$ d) $\overline{X_0}\left[X_2 \oplus X_1\right]$

[GATE-2016-02]

ANSWER KEY:

1	2	3	4	5	6
(c)	(a)	(c)	(b)	(a)	(a)

EXPLANATIONS

Q.1 **(c)**

Q.2 **(a)**

Even when $V_1 > V_2$ the (o/p) 'V_o' is high and for the next case ($V_1 < V_2$) (o/p) is low it is 1 bit quantizer. Since it has two states which can be represented by 1 bit.

Q.3 **(c)**

Initial stage of the counter $= (111)_2$

$= (7)_{10}$

So output will be equal to 7 V.

Next state of counter $= (110)_2 = (6)_{10}$

So output should be =6V

But output is 3V that means LSB of counter is connected to MSB of DAC and MSB of counter is connected to LSB of DAC.

Similarly next state of counter

$= (101)_2 = (5)_{10}$

Input to DAC=$(101)_2 = (5)_{10}$

So output =5V

When counter goes to $(100)_2$ then input to DAC $= (001)_2 = (1)_{10}$

So output =1 V

So connections are not proper.

Q.4 **(b)**

Hex number (AB.CD)



For finding its octal number, we can add one zero in both extreme and grouping



∴ equivalent octal number: 253.632_8

Q.5 **(a)**

The block diagram of SAR type ADC is as follows



Unipolar means all the voltages will be +ve i.e. nothing is –ve.

The functionality of SAR type DAC is, it will load a value to output register with MSB=1 and remaining bit=0, and it will cross check a logic as follows.

If $V_{in} > V_{DAC} \Rightarrow$ maintain the loaded bit $V_{in} < V_{DAC} \Rightarrow$ clear the loaded bit.

This process continues upto 8 number of clock pulses The output of

DAC = (Resolution)×(Decimal equivalent of applied binary).

From the given information

Resolution $= \frac{5}{2^8 - 1}$; 20mV

When SOC is applied on 1st clock the value located to output register is $'(10000000)_2' = (128)_{10}$

then $V_{DAC} = 128 \times 20\text{mV} = 2.56\text{V}$

So, $3.5 > 2.56$ V $\Rightarrow$ maintain the bit

So at the end of 1st clock pulse the output is 10000000.

On second clock pulse the value loaded to output register is in $(10100000)_2 = (192)_{10}$ then

$V_{DAC} = 195 \times 20\text{mV} = 3.84\text{V}$

So $3.5 < 3.84 \Rightarrow$ clear the loaded bit

So at the end of 2nd clock pulse output is $(10000000)_2$

On third clock pulse the value loaded to output register is $(10100000)_2 = (160)_{10}$

then $V_{DAC} = 160 \times 20\text{mv} = 3.2\text{V}$

So $3.5 > 3.2 \Rightarrow$ maintain the loaded bit.

So, at the end of 3rd clock pulse output is $(10100000)_2$

Q.6 (a)

X_2	X_1	X_0	B_1	B_0
0	0	0	0	0
0	0	1	0	1
0	1	1	1	0
1	1	1	1	1

$B_0 = X_2$ \ X_1X_0	00	01	11	11
0	0	①	0	X
1	X	X	①	X

$$B_0 = \bar{X}_2\bar{X}_1X_0 + X_2X_1X_0$$

$$= X_0(\bar{X}_2\bar{X}_1 + X_2X_1)$$

$$= X_0(\overline{X_2 \oplus X_1})$$

GATE QUESTIONS(IN)

Common Data for Question Q.1 & Q.2

An R-2R ladder type DAC is shown below. If a switch status is '0', 0V is applied and if a switch status is '1', 5V is applied to the corresponding terminal of the DAC.



Q.1 What is the output voltage (V_0) for the switch status $S_0=0, S_1=1, S_2=1$?

a) $\frac{5}{4}$V b) $\frac{15}{4}$V

c) $\frac{17.5}{4}$V d) $\frac{22.5}{4}$

[GATE-2006]

Q.2 What is the step size of the DAC?

a) 0.125 V b) 0.525 V

c) 0.625v d) 0.75V

[GATE-2006]

Q.3 The circuit shown in the figure below works as a 2-bit analog to digital converter for $0 \le V_{in} \le 3V$



The MSB of the output Y_1 expressed as a Boolean function of the inputs X_1, X_2, X_3 is given by

a) X_1 b) X_2

c) X_3 d) X_1+X_2

[GATE-2007]

Statement for Linked Answer Questions Q.4 & Q.5

Consider the circuit shown in the following figure.



Q.4 The correct input –output relationship between Y and (X_1, X_2) is

a) $Y=X_1+X_2$ b) $Y=X_1X_2$

c) $Y=X_1 \oplus X_2$ d) $Y=\overline{X_1 \oplus X_2}$

[GATE-2007]

Q.5 The D flip-flops are initialized to $Q_1,Q_2,Q_3=000$ After 1 clock cycle, Q_1,Q_2,Q_3 is equal to

a) 011 b) 010

c) 100 d) 101

[GATE-2007]

Q.6 The inverters in the ring oscillator circuit shown below are identical. If the output waveform has a frequency of 10 MHz, the propagation delay of each inverter is



a) 5ns b) 10ns

c) 20ns d) 50ns

[GATE-2008]

Q.7 A 4-bit successive approximation type ADC has a full scale value of 15 v .The sequence of the states, the SAR will traverse, for the conversion of an input of 8.15V is

a)



b)



c)



d)



[GATE-2010]

Q.8 The circuit in the figure represents a counter-based unipolar ADC. When SOC is asserted the counter is reset and clock is enabled so that the counter counts up and the DAC output grows. When the DAC output exceeds the input sample value, the comparator switches from logic 0to logic 1, disabling the clock and enabling the output buffer by asserting EOC. Assuming all components to be ideal, V_{ref} , DAC output and input to be positive, the maximum error in conversion of the analog sample value is:



a) directly proportional to V_{ref}
b) inversely proportional to ref V_{ref}
c) independent of ref V_{ref}
d) directly proportional to clock frequency

[GATE-2014]

ANSWER KEY:

1	2	3	4	5	6	7	8
(b)	(c)	(b)	(b)	(b)	(b)	(a)	(a)

EXPLANATIONS

Q.1 **(b)**

$S_2 = 1, S_1 = 1, S_0 = 0 \Rightarrow 6$

$\therefore O/P = \text{ste size} \times 6 = \frac{15}{4} V$

Q.2 **(c)**

$$\text{Step size} = \frac{\text{supply voltage}}{2^n - 1} = \frac{5}{8} = 0.625V$$

Q.3 **(b)**

Truth table of ADC is

X_3	X_2	X_1	Y_1	Y_0
0	0	0	0	0
0	0	1	0	1
0	1	1	1	0
1	1	1	1	1

$\Rightarrow Y_1 = X_2$

Q.4 **(d)**

The output of NOR gate start from left side to the right side.

The output of first NOR gate

$= \overline{X1 + X2}$

The output of upper NOR gate in second stage

$= \overline{X1 + (\overline{X1 + X2})}$

$= \overline{X2} \cdot (X1 + X2) = \overline{X2} X1$

The output of lower NOR gate in second stage

$= \overline{X2 + (\overline{X1 + X2})}$

$= \overline{X2} \cdot (X1 + X2) = \overline{X2} X1$

The output of right side NOR gate is

$Y = \overline{X1}X2 + X1\overline{X2} = \overline{X_1 \oplus X_2}$

Q.5 **(b)**

$D_1 = Q_3$, $D_2 = \overline{Q_1 \oplus Q_3}$ and $D_3 = Q_2$

So initially $Q_1Q_2Q_3 = 000$ it means $D_1D_2D_3 = 010$ so, after one clock cycle $Q_1Q_2Q_3$ will be 010

Q.6 **(b)**

$$f = \frac{1}{2Nt_p}$$

Where N-no. of inverters and t_p - propagation delay of each , so $t_p = 10n\sec$

Q.7 **(a)**

By characteristics of SAR- ADC.

Q.8 **(a)**

Shoulder, So, the maximum error is directly proportional to V_{ref} of R-2R ladder type D_{AC}

8 SEMICONDUCTOR MEMORIES

8.1 INTRODUCTION

Modern digital systems require the capability of storing and retrieving large amounts of information at high speeds. Memories are circuits or systems that store digital information in large quantity. This chapter addresses the analysis and design of VLSI memories, commonly known as semiconductor memories. Today, memory circuits come in different forms including SRAM, DRAM, ROM, EPROM, EEPROM, Flash, and FRAM. While each form has a different cell design, the basic structure, organization, and access mechanisms are largely the same.



Electronic semiconductor memory technology can be split into two main types or categories, according to the way in which the memory operates:

8.2 RAM-RANDOM ACCESS MEMORY

As the names suggest, the RAM or random access memory is a form of semiconductor memory technology that is used for reading and writing data in any order as required. It is used for such applications as the computer or processor memory where variables and other stored and are required on a random basis. Data is stored and read many times to and from this type of memory.

There is a large variety of types of RAM that are available. These arise from the variety of applications and also the number of technologies available.

1. **DRAM:** Dynamic RAM is a form of random access memory. DRAM uses a capacitor to store each bit of data, and the level of charge on each capacitor determines whether that bit is a logical 1 or 0. However these capacitors do not hold their charge indefinitely, and therefore the data needs to be refreshed periodically. As a result of this dynamic refreshing, it gains its name of being a dynamic RAM. DRAM is the form of semiconductor memory that is often used in equipment including personal computers and work stations where it forms the main RAM for the computer.
2. **SRAM:** Static Random Access Memory. This form of semiconductor memory gains its name from the fact that, unlike DRAM, the data does not need to be refreshed dynamically. It is able to support faster read and write times than DRAM (typically 10 ns against 60 ns for DRAM), and in addition its cycle time is much shorter because it does not need to pause between accesses. However it consumes more power, is less dense and more expensive than DRAM. As a result of this it is normally used for caches, while DRAM is used as the main semiconductor memory technology.

SRAM	DRAM
1) Consume more power	1) Consume less power
2)Faster	2) Slower
3)Packing density is low	3) Packing density is high
4)Hardware required is less	4) Hardware required is more

8.3 ROM - READ ONLY MEMORY

A ROM is a form of semiconductor memory technology used where the data is written

once and then not changed. In view of this it is used where data needs to be stored permanently, even when the power is removed. As a result, this type of semiconductor memory technology is widely used for storing programs and data that must survive when a computer or processor is powered down. For example the BIOS of a computer will be stored in ROM.

As the name implies, data cannot be easily written to ROM. Depending on the technology used in the ROM, writing the data into the ROM initially may require special hardware. Although it is often possible to change the data, this gain requires special hardware to erase the data ready for new data to be written in. There is a large variety of types of ROM are available.

1. **PROM:** This stands for Programmable Rea Only Memory. It is a semiconductor memory which can only have data written to it once - the data written to it is permanent. These memories are bought in a blank format and they are programmed using a special PROM programmer. Typically a PROM will consist of an array of useable links some of which are "blown" during the programming process to provide the required data pattern.
2. **EPROM:** This is an Erasable Programmable Read Only Memory. This form of semiconductor memory can be programmed and then erased at a later time. This is normally achieved by exposing the silicon to ultraviolet light. To enable this to happen there is a circular window in the package of the EPROM to enable the light to reach the silicon of the chip. When the PROM is in use, this window is normally covered by a label, especially when the data may need to be preserved for an extended period. The PROM stores its data as a charge on a capacitor. There is a charge storage capacitor for each cell and this can be read repeatedly as required. However it is found that after many years the charge may leak away and the data may be lost. Nevertheless, this type of semiconductor memory used to be widely used in applications where a form of ROM was required, but where the data needed to be changed periodically, as in a development environment, or where quantities were low.
1. **EEPROM:** This is an Electrically Erasable Programmable Read Only Memory. Data can be written to it and it can be erased using an electrical voltage. This is typically applied to an erase pin on the chip. Like other types of PROM, EEPROM retains the contents of the memory even when the power is turned off. Also like other types of ROM, EEPROM is not as fast as RAM.
2. **Flash memory:** Flash memory may be considered as a development of EEPROM technology. Data can be written to it and it can be erased, although only in blocks, but data can be read on an individual cell basis. To erase and re-programmed areas of the chip, programming voltages at levels that are available within electronic equipment are used. It is also non-volatile, and this makes it particularly useful. As a result Flash memory is widely used in many applications including memory cards for digital cameras, mobile phones, computer memory sticks and many other applications.

8.4 PROGRAMMABLE LOGIC DEVICES (PLDs)

An IC that contains large numbers of gates, flip-flops, etc. that can be configured by the user to perform different functions is called a Programmable Logic Device (PLD). The internal logic gates and/or connections of PLDs can be changed/configured by a programming process.

PLDs are typically built with an array of AND gates (AND-array) and an array of OR gates (OR-array).
The three fundamental types of PLDs differ in the placement of programmable connections in the AND-OR arrays. Figure shows the locations of the programmable connections for the three types.

1. The **PROM** (Programmable Read Only Memory) has a fixed AND array (constructed as a decoder) and programmable connections for the output OR gates array. The PROM implements Boolean functions in sum-of-minterms form.
2. The **PAL** (Programmable Array Logic) device has a programmable AND array and fixed connections for the OR array.
3. The **PLA** (Programmable Logic Array) has programmable connections for both AND and OR arrays. So it is the most flexible type of PLD.

GATE QUESTIONS(EC)

Q.1 In the circuit shown in the figure, A is parallel-in, parallel-out 4 bit register, which loads at the rising edge of the clock C. The input lines are connected to a 4 bit bus, W. Its output acts as the input to a 16×4 ROM whose output is floating when the enable input E is 0. A partial table of the contents of the ROM is as follows:

Address	0	2	4	6	8	10	11	14
Data	0011	1111	0100	1010	1011	1000	0010	1000



The clock to the register is shown, and the data on the W bus at time t_2 is 0110. The data on the bus at time t_2 is

a) 1111 b) 1011
c) 1000 d) 0010

[GATE -2003]

Q.2 What memory address range is NOT represented by chip#1 and chip#2 in the figure. A_0 to A_{15} in this figure are the address lines and CS means Chip select.



a)0100-02 FF b)1500-16 FF
c)F900-FAFF d)F800-F9FF

[GATE -2005]

Q.3 There are four chips each of 1024 bytes connected to a 16 big address bus as shown in the figure below. RAMs 1,2,3 and 4 respectively are mapped to address



a) 0C00H-0FFFH,1C00H-1FFFH,2C00H-2FFFH,3C00H-3FFFH

b) 1800H-1FFFH,2800H-2FFFH,3800H-3FFFH,4800H-4FFFH

c) 0500H-08FFH,1500 H-18FFH,3500H-38FFH,5500H-58FFH

d) 0800H-0BFFH,1800H-1BFFH,2800H-2BFFH,3800H-3BFFH

[GATE -2013]

Q.4 A 16kB (=16,384 bit) memory array is designed as a square with an aspect ratio of one (number of rows is equal to the number of columns). The minimum number of address lines needed for the row decoder is …….. **[GATE -2015]**

Q.5 In a DRAM,

a) periodic refreshing is not required

b) information is stored in a capacitor

c) information is stored in a latch

d) both, read and write operations can be performed simultaneously

[GATE -2017]

ANSWER KEY:

1	2	3	4	5
(c)	(d)	(d)	(7)	(b)

EXPLANATIONS

Q.1 **(c)**

When W has data 0110 i.e. 6 in decimal its data value at that add. is 1010.

Now 1010 i.e. 10 is acting as add. at time t_2 and data at that moment is 1000.

Q.2 **(d)**

Chip 1

$A_{15}\ldots \quad \ldots A_{12}A_{11}A_{10}A_9A_8A_7\ldots \quad \ldots A_0$

x x x x x x x 0 1 0 0 0 0

x x x x x x x 0 1 1 1 1 1

Chip2

$A_{15}\ldots \quad \ldots A_{12}A_{11}A_{10}A_9A_8A_7\ldots \quad \ldots A_0$

x x x x x x 1 0 0 0 0 0

x x x x x x 1 1 1 1 1 1

$\therefore$ F800 –F9FF cannot be the memory range for Chip#1 & Chip#2.

Q.3 **(d)**

Since the range of RAM # 1 is different in all the four options. So we will check for RAM 1 only and then the same procedure can be followed for RAM 2, 3 and 4.

So, RAM # 1 will be selected when

$S_0 = 0$

$S_1 = 0$

$S_0 = A_{12} = 0$

$S_1 = A_{13} = 0$

Now the RAM # 1 will be enable when the input of MUX is 1, or the output of AND gate is 1.

So, $A_{10} = 0$

$A_{11} = 1$

$A_{14} = 0$

$A_{15} = 0$

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	Start
0	0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	End
0				8		0			0							Start
0				B		F			F							End

So, range of RAM # 1 is 0800H to 0BFFH

Q.4 **7**

Memory size = 16kB = 2^{14} bits

No. of address lines = No. of data lines

$2^n.2^n = 2^{14}$

n = 7

Q.5 **(b)**

In a DRAM, data is stored in the form of charge on capacitor and periodic refreshing is needed to restore the charge on capacitor

GATE QUESTIONS(IN)

Q.1 A 2k×8 bit Ram is interfaced to an 8-bit microprocessor .If the address of the first memory location in the Ram is 0800H, the address of the last memory location will be

a) 1000H b) 0FFFH
c) 4800H d) 47FFH

[GATE-2008]

Q.2 An 8- bit DAC is interfaced with a microprocessor having 16 address lines (A0…A15) as shown in the adjoining figure. A possible valid address for this DAC is



a)3000H b)4FFFH
c)AFFFH d)C000H

[GATE-2010]

Q.3 An ADC is interfaced with a microprocessor as shown in the figure. All signals have been indicated with typical notations. Acquisition of one new sample of the analog input signal by the microprocessor involves.



a) one READ cycle only
b) one WRITE cycle only
c) one WRITE cycle followed by one READ cycle
d) one READ cycle followed by one WRITE cycle

[GATE-2015]

Q.4 A 1 Kbyte memory module has to be interfaced with an 8-bit microprocessor that has 16 address lines. The address lines A0 to A9 of the processor are connected to the corresponding address lines of the memory module. The active low chip select $\overline{CS}$ of the memory module is connected to the y5 output of a 3 to 8 decoder with active low outputs. S0, S1, and S2 are the input lines to the decoder, with S2 as the MSB. The decoder has one active low $\overline{EN}_1$ and one active high EN_2 enable lines as shown below.

The address range(s) that gets mapped onto this memory module is (are)



a) 3000_H to $33FF_H$ and $E000_H$ to $E3FF_H$
b) 1400_H to $17FF_H$
c) 5300_H to $53FF_H$ and $A300_H$ to $A3FF_H$
d) 5800_H to $5BFF_H$ and $D800_H$ to $DBFF_H$

[GATE-2016]

ANSWER KEY:

1	2	3	4
(b)	(a)	(c)	(d)

EXPLANATIONS

Q.1 (b)

Starting address 0800H, so last address =0800 +7FF=0FFFH

Q.2 (a)

To select 2-4 line decoder, $A_{15} = 0$

To select the DAC, b_2 should be active, i.e., $A_{14} = 0$ and $A_{13} = 1$

Reset all address lines can be either 0 or 1.

So, address can be

001x xxxx xxxx xxxx

Out of four choices this is satisfied by 3000H only.

Q.3 (c)

Q.4 (d)

→ 1kB memory means 10 address lines A_9 to A_0

→ Since A_{15} line is missing it should be taken as don't care.

→ 5th output of decoder should be activated means A_{14} =1,A_{13} =0,A_{12} =1

→ A_{11} = 1 since active high enable

A_{10} = 0 since active low enable z

→ If A_{15} = 0 then the range is 5800 to 5BFF

→ If A_{15} = 1 then the range is D800 to DBFF.

9 MICROPROCESSOR

9.1 INTRODUCTION

A microprocessor is a programmable digital electronic
circuit that incorporates the functions of a central processing unit on a single semiconducting integrated circuit. It can communicate with peripherals provide timing signals; direct data flow and perform computing tasks as specified by the instructions in memory. The main features of 8085 are:

1) The 8085 is an 8-bit general purpose microprocessor capable of addressing 64K of memory.
2) The device has forty pins, requires a +5 V single power supply, and can operate with a 3– MHz single phase clock.
3) The 8085 A-2 version can operate at the maximum frequency of 5 MHz.
4) The 8085 is an enhanced version of its predecessor, the 8080 A; its instruction set is upward compatible with that of the 8080A, meaning that the 8085 instruction set includes all the 8080A instruction plus some additional ones.
5) Operating Voltage of 8085 is+5V.
6) 8085 is Accumulator based CPU.

9.2 PIN DIAGRAM

1) <u>Address Bus:</u>
The 8085 has eight signal lines, $A_{15} - A_8$ which are unidirectional and used as the high order address bus.

2) <u>Multiplexed Address / Data Bus:</u>
The signal lines $AD_7 - AD_0$ are bidirectional, they serve a dual purpose. They are used as the low order address bus as well as the data bus. In executing an instruction, during the earlier part of the cycle, these lines are used as the low order address bus. During the later part of the cycle, these lines are used as the data bus. (This is also known multiplexing the bus) However, the low order address bus can be separated from these signals by using a latch.



Pin Diagram of 8085

3) <u>Control And Status Signals :</u>
This group of signals includes two control signals $\left(\overline{R_D}\&\overline{W_R}\right)$, three status signals $(IO/\overline{M}, S_1\&S_0)$ to identify the nature of the operation and one special signal (ALE) to indicate the beginning of the operation. These signals are as follows:

- **ALE - Address Latch Enable:** This is a positive going pulse generated every time the 8085 begins an operation (machine cycle); it indicates that the bits on $AD_7 - AD_0$ are address bits. This signal is used primarily to latch the low order address from the multiplexed bus and generate a separate set of eight address lines, $A_7 - A_0$.

- **$\overline{R_D}$-Read:** This is a Read control signal (active low). This signal indicates that the selected I/O or memory device is to be read and data are available on the data bus.
- **$\overline{W_R}$ -Write:** This is a Write control signal (active low). This signal indicates that the data on the data bus are to be written into a selected memory or I/O location.
- IO/$\overline{M}$: This is a status signal used to differentiate between I/O and memory operations. When it is high, it indicates an I/O operation; when it is low, it indicates a memory operation. This signal is combined with $\overline{R_D}$(Read) and $\overline{W_R}$ (Write) to generate I/O and memory control signals.
- **S_1&S_0:** These status signals, similar to **IO/$\overline{M}$**, can identify various operations, but they are rarely used in small systems. (All the operations and their associated status signals are listed in table for reference.)

IO/$\overline{M}$	S_1	S_0	Data bus Output
0	0	0	Halt
0	0	1	Memory WRITE
0	1	0	Memory READ
1	0	1	IO WRITE
1	1	0	IO READ
0	1	1	Opcode Fetch
1	1	1	Interrupt Acknowledge

4) <u>Power Supply And Clock Frequency:</u>
The power supply and frequency signals are as follows:

- **V_{CC} :** +5V power supply.
- **V_{SS} :** Ground Reference.
- **X_1, X_2:** A crystal (or RC, LC network) is connected at these two pins. The frequency is internally divided by two; therefore, to operate a system at 3 MHz, the crystal should have a frequency of 6 MHz.
- **CLK (OUT) – Clock Output:** This signal can be used as the system clock for other devices.

5) <u>Externally Initiated Signals, Including Interrupts:</u>

- **INTR (Input) Interrupt Request:** This is used as a general purpose interrupt; it is similar to the INT signal of the 8080A.
- **$\overline{INTA}$ (Output) Interrupt Acknowledge:** This is used to acknowledge an interrupt.
- **RST 7.5, RST 6.5, RST 5.5 (Inputs):** These are used as restart interrupts.
- **TRAP (Input):** This is a non-maskable interrupt and has the highest priority.
- **HOLD (Input):** This signal indicates that a peripheral such as a DMA (Direct Memory Access) controller is requesting the use of the address and data buses.
- **HLDA (Output) Hold Acknowledge:** This signal acknowledges the HOLD request.
- **READY (Input):** This signal is used to delay the microprocessor Read or Write cycles until a slow responding peripheral is ready to send or accept data. When this signal goes low, the microprocessor waits for an integral number of clock cycles until it goes high. The RESET is described below, and others are listed in Table for reference.
- **$\overline{RESETIN}$:** When the signal on this pin goes low, the program counter is set to zero, the buses are tri-stated, and the MPU is reset.
- **RESET OUT:** This signal indicates that the MPU is being reset. The signal can be used to reset other devices.

6) Serial I/O Ports :
The 8085 has two signals to implement the serial transmission:

- SID (Serial Input Data)
- SOD (Serial Output Data).

9.3 INTERNAL ARCHITECTURE OF 8085



1) Register in the 8085 :

- There is one 8-bit register known as the **accumulator** (abbreviated as ACC). It is used in various arithmetic and logical operations. For example, during the addition of two 8-bit registers, one of the operands must be in the ACC. The other may be either in the memory or in one of the other registers.
- There are six general purpose 8-bit registers that can be used by a programmer for a variety of purposes. These registers are labeled as B, C, D, E, H and L. They can be used individually (e.g. when operation on 8-bit data is desired) or in pairs (e.g. when a 16-bit address is to be stored). When used in pairs, only the combination shown in the table is permitted. The codes mentioned in this table are used to refer to a register pair in an instruction.
- PC is a 16-bit register which is used by the 8085 to keep track of the address of the instruction (in the memory) that has to be executed next. This register is called the program counter (abbreviated as PC). The contents of this program counter are automatically updated by the 8085 during the execution of an instruction so that at the end of execution of this instruction it points to the address of the next instruction in the memory.
- There is another 16-bit register, known as the stack pointer (abbreviated as SP). It is used by the programmer to maintain a stack in the memory.
- PSW stands for Program Status word. It includes Acc and Flag register. A set of five flip-flops, one bit registers, serve as flags. These registers indicate certain conditions (e.g. overflow, carry) that arise during arithmetic and logical operations.

2) Flags:

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
S	Z		AC		P		CY

Fig 1.7 : Bit positions of various flags in the flag register of 8085

The ALU includes five flip-flops, which are set or reset after an operation according to data conditions of the result in the accumulator and other registers. They are called Zero (Z), Carry (CY), Sign (S), Parity (P), and Auxiliary Carry (AC) flags; they are listed in Table and their bit positions in the flag register are shown in Figure. The most commonly used flags are Zero, Carry, and Sign. The microprocessor uses these flags to test data conditions.

e.g. After an addition of two numbers, if the sum in the accumulator is larger than eight bits, the flip-flop used to indicate a carry- called the Carry flag (CY)

3) Arithmetic and Logic Unit (ALU):

It is the core of the MPU. It consists of

1) A binary adder
2) A complementer for 1's complement
3) A shift registers to shift the data to right or left.

It performs the function of Add, Subtract, AND, OR, XOR (modulo 2 addition). Complement, Shift right, Shift left, Increment, Decrement, Clear, Preset on specific instruction. The size of the ALU conforms to the word length of the MPU. i.e. 8 bit MPU will have 8 bit ALU. For example, if an Add operation is to be done, one operand (8-bit data word) is kept in temporary register and added to another operand (8-bit data word) in the Accumulator register and the result placed in the Accumulator

after the add operation replacing the original operand.

Note: An operand is defined as the number or character which is to be the subject of an arithmetic operation. If $y = a + b$, a, b are operands.

There is another important register in ALU called Status Register also called CCR (Condition Code Register). It is also called flags and they are a group of FFs which can be set and reset as per the last arithmetic or logic operation.

4) Instruction Register (IR):

It functions on the instruction cycle of fetch/execute. An instruction is first fetched from the memory through the data bus and stored in the instruction register. It is then decoded by the internal decoder and fed to the control logic for execution. The Length of the instruction register is generally the same as data word. The first word of the instruction is the operation code for that instruction. The instruction of the microprocessor may vary from 8 to 200. This is decided by the manufacturer and is called the Instruction Set.

5) Timing and Control Unit:

The control unit is the nerve centre of the MPU. It coordinates and controls all hardware operations i.e. of the peripheral devices such as I/O and CPU itself. The fetch decode execute instruction sequence is fundamental to MPU's operation. The control signals are of two types

1) Command : The command signals are

a) Memory read and writes by which data is put on the data bus or written into the memory's specified location.
b) I/O read and write and acknowledgement.
c) Interrupt Request and acknowledgement.
d) Transferring the control of the bus, bus request (BR) and bus grant (BG).
e) Clock.
f) Reset.

2) Timing: Timing signals coordinate the functioning of the systems. Timing signals originate from a pulse generator. The pulses have fixed ON time, a 1 and OFF time, a0. Total duration of a 1 and 0 is a clock cycle and all events start at the beginning of a clock cycle. Most events occupy a single clock cycle. There are two types of timing signal, synchronous timing and asynchronous timing.

9.4 ADDRESSING MODES

Addressing mode indicates a way of locating data or operands. Depending upon the data types used in the instruction and the memory addressing modes, any instruction may belong to one or more addressing modes or some instruction may not belong to any of the addressing modes. Thus the addressing modes describe the types of operands and the way they are accessed for executing an instruction. Here, we will present the addressing modes of the instructions depending upon their types.

9.4.1 DIRECT ADDRESSING

In this mode, the address of the open and is explicitly specified within the instruction itself. All such instructions are three bytes long as shown in the figure above. Examples of direct addressing are: LDA (Load ACC) and STA (Store ACC).

Example: It is desired to transfer the contents of
memory location **08A2 H** to memory location **12FA H**. Assuming that the symbolic addresses of these locations are HERE and THERE respectively, we may use the following sequence of instructions to transfer the data.

Solution: LDA HERE; Get contents of HERE into ACC.
STA THERE; Transfer contents of ACC to THERE.

The first of these two instructions, when executed, will cause the contents of HERE (08A2) to be brought to ACC. Then, the execution of the second instruction will cause the contents of the ACC to be transferred to memory location THERE (12FA)

9.4.2 REGISTER ADDRESSING

When the operands for any operation are in the general purpose registers, only the registers need to be specified as the address of the operands. Such instructions are said to use the register addressing mode. These are one-byte instructions. For example, the MOV and ADD instructions permit register addressing.

Example: It is desired to add the contents of register B to the contents of register C and transfer the result into register D. The following sequence of instructions can be used to perform this task.

Solution: MOV A, B;
Move contents of register B to ACC
ADD C;
Add contents of register C to ACC
MOV D, A;
Move contents of ACC to register D
The two MOV instructions above specify the two register names each as addresses of operands. The ADD instruction specifies only one register as the operand register, the other operand is assumed to be in the ACC. All the three instructions use register addressing.

9.4.3 REGISTER INDIRECT ADDRESSING

In register indirect addressing mode, the contents of the specified register(s) are assumed to be the address of the operand. Contrast this with the register addressing mode where the contents of the register constitute the operand. In this mode, instead of specifying a register, a register-pair is specified to contain the 16-bit address of the operand. As can be seen from the 8085 Instruction Set the MOV and ADD, besides others, can be used in register indirect addressing mode. These instructions fit in a single-byte.

Example: The contents of register pair HL refer to a certain memory location. The contents of these memory locations are to be added to the contents of register B and the sum stored in memory location OAFF. The following sequence of instruction performs this task. We have assumed that the symbolic address of location OAFF is X.

Solution: MOV A, M;
Move contents of memory location pointed by H-L
To the ACC
ADD B;
Add contents of register B to ACC
STAX; Store the sum in memory location X.
Note that the first instruction uses register indirect addressing, the next one uses register addressing and the last instruction uses direct addressing.

9.4.4 IMMEDIATE ADDRESSING

When the operand is specified within the instruction itself, we say that immediate addressing mode has been used. In this mode of addressing, to the operand address is not specified explicitly as in all the other modes. Instead one or two bytes within the instructions are used for specifying the data itself. The MVI, LXI and ADI are examples of instructions using the immediate mode.

Example: It is desired to add the number S to the contents of the memory location AB12 and store the result in the location FA0F. Assuming that the symbolic address for AB12 is Z, we may use the following instruction sequence to perform this task

Solution: LXI H, 0FFAH ;
Load Register pair H-L with 0FFA
LDA Z;
Get value of Z in ACC

ADI 5; Add 5 to it
MOV M, A; Store ACC in memory location pointed by register pair H-L (i.e. to location FA0F)
We first use an LXI instruction to put the address FA0F in register pair H-L. Note that we have written the address as 0FFA in the LXI instruction because the low order byte (0F) is moved to the second register of the pair (L) and the high order byte (FA) to the first register of the pair (H). The next three instructions fetch the desired contents, add 5 to it and store the sum in location FA0F using the MOV instruction. Note that the MOV instruction uses register indirect addressing

Note: Instructions using immediate addressing may be 2 or 3 bytes long.

9.4.5 IMPLICIT ADDRESSING

There are certain instructions that operate only on one operand. Such instructions assume that the operand is in the ACC and therefore need not specify any address. Many instructions in the logical group like RLC, RRC and CMA fall into this category. All these are one byte instructions.

Example: It is desired to complement the contents of memory location 5992. This may be done by the following instruction sequence.

Solution:

LXI H, 9259; Set H-L to point to location 5992
MOV A, M; Get contents of 5992 in ACC
CMA; Complement ACC
MOV M, A; Store the complement back in location 5992.

9.5 INSTRUCTION SET OF 8085

An Instruction is a command given to the computer to perform a specified operation on given data. The instruction set of a microprocessor is the collection of the instructions that the microprocessor is designed to execute. The programmer can write a program in assembly language using these instructions. These instructions have been classified into the following groups.

9.5.1 DATA TRANSFER INSTRUCTION

OPCODE	OPERAND	DESCRIPTION
Copy from source to destination		This instruction copies the contents of the source register into the destination register; the contents of the source register are not altered. If one of the operands is a memory location, its location is specified by the contents of the HL registers. **Example:** MOV B, C or MOV B, M
MOV	R_D, R_S	
	M, R_S	
	R_D, M	
Move immediate 8-bit		The 8-bit data is stored in the destination register or memory. If the operand is a memory location, its location is specified by the contents of the HL registers. **Example:** MVI B, 57 or MVI M, 57
MVI	R_D, data	
	M, data	
Load accumulator		The contents of a memory location, specified by a 16-bit address in the operand, are copied to the accumulator. The contents of the source are not altered. **Example:** LDA 2034 or LDA XYZ
LDA	16 – bitaddress	
Load accumulator indirect		The contents of the designated register pair point to a memory location. This instruction copies the contents
LDAX	B/Dregisterpair	

		of that memory location into the accumulator. The contents of either the register pair or the memory location are not altered. **Example:** LDAX B
Load register pair immediate		The instruction loads 16-bit data in the register pair designated in the operand. **Example:** LXI H, 2034
LXI	Reg. pair, 16 – bitdata	
Load H and L registers direct		The instruction copies the contents of the memory location pointed out by the 16-bit address into register L and copies the contents of the next memory location into register H. The contents of source memory locations are not altered. **Example:** LHLD 2040
LHLD	16 – bitaddress	
Store accumulator direct		The contents of the accumulator are copied into the memory location specified by the operand. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the high-order address. **Example:** STA 4350 or STA XYZ
STA	16 – bitaddress	
Store accumulator indirect		The contents of the accumulator are copied into the memory location specified by the contents of the operand (register pair). The contents of the accumulator are not altered. **Example:** STAX B
STAX	Reg. pair	
Store H and L registers direct		The contents of register L are stored into the memory location specified by the 16-bit address in the operand and the contents of H register are stored into the next memory location by incrementing the operand. The contents of registers HL are not altered. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the high-order address**. Example:** SHLD 2470
SHLD	16 – bitaddress	
Exchange H and L with D and E		The contents of register H are exchanged with the contents of register D, and the contents of register L are exchanged with the contents of register E. **Example:** XCHG
XCHG	none	
Copy H and L registers to the stack pointer		The instruction loads the contents of the H and L registers into the stack pointer register, the contents of the H register provide the high-order address and the contents of the L register provide the low-order address. The contents of the H and L registers are not altered. **Example:** SPHL
SPHL	none	
Exchange H and L with top of stack		The contents of the L register are exchanged with the stack location pointed out by the contents of the stack pointer register. The contents of the H register are exchanged with the next stack location (SP+1); however, the contents of the stack pointer register are not altered. **Example:** XTHL
XTHL	none	
Push register pair onto stack		

PUSH	Reg. pair	The contents of the register pair designated in the operand are copied onto the stack in the following sequence. The stack pointer register is decremented and the contents of the high order register (B, D, H, A) are copied into that location. The stack pointer register is decremented again and the contents of the low-order register (C, E, L, flags) are copied to that location. **Example:** PUSH B or PUSH A
Pop off stack to register pair		The contents of the memory location pointed out by the stack pointer register are copied to the low-order register (C, E, L, status flags) of the operand. The stack pointer is incremented by 1 and the contents of that memory location are copied to the high-order register (B, D, H, A) of the operand. The stack pointer register is again incremented by 1. **Example:** POP H or POP A
POP	Reg. pair	
Output data from accumulator to a port with 8-bit address		The contents of the accumulator are copied into the I/O port specified by the operand. **Example**: OUT 87
OUT	8 – bitportaddress	
Input data to accumulator from a port with 8-bit address		The contents of the input port designated in the operand are read and loaded into the accumulator. **Example:** IN 82
IN	8 – bitportaddress	

9.5.2 ARITHMETIC INSTRUCTION

OPCODE	OPERAND	DESCRIPTION
Add register or memory to accumulator		The contents of the operand (register or memory) are M added to the contents of the accumulator and the result is stored in the accumulator. If the operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of the addition. **Example:** ADD B or ADD M
ADD	R	
	M	
Add register to accumulator with carry		The contents of the operand (register or memory) and M the Carry flag are added to the contents of the accumulator and the result is stored in the accumulator. If the operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of the addition. **Example:** ADC B or ADC M
ADC	R	
	M	
Add immediate to accumulator		The 8-bit data (operand) is added to the contents of the accumulator and the result is stored in the accumulator. All flags are modified to reflect the result of the addition. **Example:** ADI 45
ADI	8 – bitdata	
Add immediate to accumulator with carry		The 8-bit data (operand) and the Carry flag are added to the contents of the accumulator and the result is stored in the accumulator. All flags are
ACI	8 – bitdata	

		modified to reflect the result of the addition. **Example:** ACI 45
Add register pair to H and L registers		The 16-bit contents of the specified register pair are added to the contents of the HL register and the sum is stored in the HL register. The contents of the source register pair are not altered. If the result is larger than 16 bits, the CY flag is set. No other flags are affected. **Example:** DAD H
DAD	Reg. pair	
Subtract register or memory from accumulator		The contents of the operand (register or memory) are M subtracted from the contents of the accumulator, and the result is stored in the accumulator. If the operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of the subtraction. **Example:** SUB B or SUB M
SUB	R	
	M	
Subtract source and borrow from accumulator		The contents of the operand (register or memory) and the Borrow flag are subtracted from the contents of the accumulator and the result is placed in the accumulator. If the operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of the subtraction. **Example:** SBB B or SBB M
SBB	R	
	M	
Subtract immediate from accumulator		The 8-bit data (operand) is subtracted from the contents of the accumulator and the result is stored in the accumulator. All flags are modified to reflect the result of the subtraction. **Example:** SUI 45
SUI	8 – bitdata	
Subtract immediate from accumulator with borrow		The 8-bit data (operand) and the Borrow flag are subtracted from the contents of the accumulator and the result is stored in the accumulator. All flags are modified to reflect the result of the subtraction. **Example**: SBI 45
SBI	8 – bitdata	
Increment register or memory by 1		The contents of the designated register or memory) are M incremented by 1 and the result is stored in the same place. If the operand is a memory location, its location is specified by the contents of the HL registers. **Example:** INR B or INR M
INR	R	
	M	
Increment register pair by 1		The contents of the designated register pair are incremented by 1 and the result is stored in the same place. **Example:** INX H
INX	R	
Decrement register or memory by 1		The contents of the designated register or memory are decremented by 1 and the result is stored in the same place. If the operand is a memory location, its location is specified by the contents of the HL registers. **Example:** DCR B or DCR M
DCR	R	
	M	
Decrement register pair by 1		

DCX	R	The contents of the designated register pair are decremented by 1 and the result is stored in the same place. **Example:** DCX H
Decimal adjust accumulator		The contents of the accumulator are changed from a binary value to two 4-bit binary coded decimal (BCD) digits. This is the only instruction that uses the auxiliary flag to perform the binary to BCD conversion, and the conversion procedure is described below. S, Z, AC, P, CY flags are altered to reflect the results of the operation. If the value of the low-order 4-bits in the accumulator is greater than 9 or if AC flag is set, the instruction adds 6 to the low-order four bits. If the value of the high-order 4-bits in the accumulator is greater than 9 or if the Carry flag is set, the instruction adds 6 to the high-order four bits. **Example:** DAA
DAA	none	

9.5.3 BRANCHING INSTRUCTIONS

OPCODE	**OPERAND**	**DESCRIPTION**		
Jump unconditionally		The program sequence is transferred to the memory location specified by the 16-bit address given in the operand. Example: JMP 2034 or JMP XYZ		
JMP	16-bitaddress			
Jump conditionally		**Description**	**Flag Status**	The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW as described below. Example: JZ 2034 or JZ XYZ
JC	16-bit address	Jump on Carry	CY= 1	
JNC	16-bit address	Jump on no Carry	CY = 0	
JP	16-bit address	Jump on positive	S = 0	
JM	16-bit address	Jump on minus	S = 1	
JZ	16-bit address	Jump on zero	Z = 1	
JNZ	16-bit address	Jump on no zero	Z = 0	
JPE	16-bit address	Jump on parity even	P = 1	
JPO	16-bit address	Jump on parity odd	P = 0	
Unconditional subroutine call		The program sequence is transferred to the memory location specified by the 16-bit address given in the operand. Before the transfer, the address of the next instruction after CALL (the contents of the program counter) is pushed onto the stack. Example: CALL 2034 or CALL XYZ		
CALL	16 – bitaddress			
Call conditionally		**Description**	**Flag Status**	The program sequence is transferred to the memory location specified by the 16-bit address given in the operand
CC	16 – bit address	Call on Carry	CY = 1	

CNC	16 – bit address	Call on no Carry	CY = 0	based on the specified flag of the PSW as described below. Before the transfer, the address of the next instruction after the call (the contents of the program counter) is pushed onto the stack. Example: CZ 2034 or CZ XYZ
CP	16 – bit address	Call on positive	S = 0	
CM	16 – bit address	Call on minus	S = 1	
CZ	16 – bit address	Call on zero	Z = 1	
CNZ	16 – bit address	Call on no zero	Z = 0	
CPE	16 – bit address	Call on parity even	P = 1	
CPO	16 – bit address	Call on parity odd	P = 0	

Return from subroutine unconditionally		The program sequence is transferred from the subroutine to the calling program. The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address. Example: RET
RET	none	

Return from subroutine conditionally		**Description**	**Flag Status**	
RC	none	Return on Carry	CY = 1	The program sequence is transferred from the subroutine to the calling program based on the specified flag of the PSW as described below. The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address. Example: RZ
RNC	none	Return on no Carry	CY = 0	
RP	none	Return on positive	S = 0	
RM	none	Return on minus	S = 1	
RZ	none	Return on zero	Z = 1	
RNZ	none	Return on no zero	Z = 0	
RPE	none	Return on parity even	P = 1	
RPO	none	Return on parity odd	P = 0	

Load program counter with HL contents		The contents of registers H and L are copied into the program counter. The contents of H are placed as the high-order byte and the contents of L as the low-order byte. Example: PCHL
PCHL	none	

Restart		**Restart Address**	The RST instruction is equivalent to a 1-byte call instruction to one of eight memory locations depending upon the number. The instructions are generally used in conjunction with interrupts and inserted
RST	0	0000 H	
RST	1	0008 H	
RST	2	0010 H	

RST	3	0018 H	using external hardware. However these can be used as software instructions in a program to transfer program execution to one of the eight locations.
RST	4	0020 H	
RST	5	0028 H	
RST	6	0030 H	
RST	7	0038 H	
Interrupt		**Restart Address**	
TRAP	none	0024 H	The 8085 has four additional interrupts and these interrupts generate RST instructions internally and thus do not require any external hardware.
RST	5.5	002C H	
RST	6.5	0034 H	
RST	7.5	003C H	

9.5.4 LOGICAL INSTRUCTIONS

OPCODE	OPERAND	DESCRIPTION

Compare register or memory with accumulator		The contents of the operand (register or memory) are compared with the contents of the accumulator. Both contents are preserved. The result of the comparison is shown by setting the flags of the PSW as follows:
		if (A) < (reg/mem): carry flag is set, Cy=1
		if (A) = (reg/mem): zero flag is set, Z=1
		if (A) > (reg/mem): carry and zero flags are reset, Cy=0 Z=0 Example: CMP B or CMP M

CMP	R	
	M	

Compare immediate with accumulator		The second byte (8-bit data) is compared with the contents of the accumulator. The values being compared remain unchanged. The result of the comparison is shown by setting the flags of the PSW as follows:
		if (A) < data: carry flag is set, Cy=1
		if (A) = data: zero flag is set, Z=1
		if (A) > data: carry and zero flags are reset, Cy=0 Z=0
		Example: CPI 89

CPI	8 – bitdata	
Logical AND register or memory with accumulator		The contents of the accumulator are logically ANDed with M the contents of the operand (register or memory), and the result is placed in the accumulator. If the operand is a memory location, its address is specified by the contents of HL registers. S, Z, P are modified to reflect the result of the operation. CY is reset. AC is set. Example: ANA B or ANA M
ANA	R	
	M	
Logical AND immediate with accumulator		The contents of the accumulator are logically ANDed with the 8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of the operation. CY is reset. AC is set.
ANI	8 – bitdata	

		Example: ANI 86
Exclusive OR register or memory with accumulator		The contents of the accumulator are Exclusive ORed with the contents of the operand (register or memory), and the result is placed in the accumulator. If the operand is a memory location, its address is specified by the contents of HL registers. S, Z, P are modified to reflect the result of the operation. CY and AC are reset. Example: XRA B or XRA M
XRA	R	
	M	
Exclusive OR immediate with accumulator		The contents of the accumulator are Exclusive ORed with the 8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of the operation. CY and AC are reset. Example: XRI 86
XRI	8 – bitdata	
Logical OR register or memory with accumulator		The contents of the accumulator are logically ORed with M the contents of the operand (register or memory), and the result is placed in the accumulator. If the operand is a memory location, its address is specified by the contents of HL registers. S, Z, P are modified to reflect the result of the operation. CY and AC are reset. Example: ORA B or ORA M
ORA	R	
	M	
Logical OR immediate with accumulator		The contents of the accumulator are logically ORed with the 8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of the operation. CY and AC are reset. Example: ORI 86
ORI	8 – bitdata	
Rotate accumulator left		Each binary bit of the accumulator is rotated left by one position. Bit D7 is placed in the position of D0 as well as in the Carry flag. CY is modified according to bit D7. S, Z, P, AC are not affected. Example: RLC
RLC	none	
Rotate accumulator right		Each binary bit of the accumulator is rotated right by one position. Bit D0 is placed in the position of D7 as well as in the Carry flag. CY is modified according to bit D0. S, Z, P, AC are not affected. Example: RRC
RRC	none	
Rotate accumulator left through carry		Each binary bit of the accumulator is rotated left by one position through the Carry flag. Bit D7 is placed in the Carry flag, and the Carry flag is placed in the least significant position D0. CY is modified according to bit D7. S, Z, P, AC are not affected. Example: RAL
RAL	none	
Rotate accumulator right through carry		Each binary bit of the accumulator is rotated right by one position through the Carry flag. Bit D0 is placed in the Carry flag, and the Carry flag is placed
RAR	none	

		in the most significant position D7. CY is modified according to bit D0. S, Z, P, AC are not affected. Example: RAR
Complement accumulator		The contents of the accumulator are complemented. No flags are affected. Example: CMA
CMA	none	
Complement carry		The Carry flag is complemented. No other flags are affected. Example: CMC
CMC	none	
Set Carry		The Carry flag is set to 1. No other flags are affected. Example: STC
STC	none	

9.5.5 CONTROL INSTRUCTIONS

OPCODE	OPERAND	DESCRIPTION
No operation		No operation is performed. The instruction is fetched and decoded. However no operation is executed.
NOP	none	
Halt and enter wait state		The CPU finishes executing the current instruction and halts any further execution. An interrupt or reset is necessary to exit from the halt state.
HLT	none	
Disable interrupts		The interrupt enable flip-flop is reset and all the interrupts except the TRAP are disabled. No flags are affected.
DI	none	
Enable interrupts		The interrupt enable flip-flop is set and all interrupts are enabled. No flags are affected. After a system reset or the acknowledgement of an interrupt, the interrupt enable flip flop is reset, thus disabling the interrupts. This instruction is necessary to re enable the interrupts (except TRAP).
EI	none	

GATE QUESTIONS (MICROPROCESSOR-EC/EE/IN)

© Copyright Reserved by Gateflix.in No part of this material should be copied or reproduced without permission

9.1 BASIC OF MICRO

Q.1 A memory mapped I/O device has an address of 00F0H. Which of the following 8085 instructions outputs the content of the accumulator to the I/O device?

a) LXI H,00F0H
MOV M, A

b)LXI H, 00F0H
OUT M

c) LXI H, 00F0H
OUT F0H

d)LXI H, 00F0H
MOV A, M

[GATE-2006]

Q.2 An 8085 assembly language program is given as follows. The execution time of each instruction is given against the instruction in terms of T-state.

Instruction	T-states
MVI B, 0AH	7T
LOOP ; MVCI,05H	7T
DCR C	4T
DCR B	4T
JNZ LOOP	10T/7T

The execution time of the program in terms of T-state. Is

a) 247 T
b) 250T
c) 254 T
d) 257 T

[GATE-2006]

Q. 3 snapshot of the address, date and control buses of an 8085 microprocessor executing program is given below:

Address	2020H
Data	24H
IO/ $\overline{M}$	Logic high
$\overline{RD}$	Logic high
$\overline{WR}$	Logic Low

The assembly language instruction being executed is

a) IN 24H
b) IN 20H
c) OUT 24H
d) OUT 20H

[GATE-2007]

Q.4 8-bit signed integers in 2's complement form are read into the accumulator of an 8085 microprocessor from an I/O port using the following assembly language program segment with symbolic addresses.

```
BEGIN: INPORT
       RAL
       JNC    BEGIN
       RAR
END:   HLT
```

This program

a) Halts upon reading a negative number
b) Halts upon reading a positive number
c) Halts upon reading a zero
d) Never halts

[GATE-2007]

Q.5 A part of a program written for an 8085 microprocessor is shown below. When the program execution reaches LOOP2, the value of register C will be

```
       SUB A
       MOV C, A
LOOP I: INR A
       DAA
       JC LOOP 2
       INR C
       JNC LOOPI
LOOP 2: NOP
```

a) 63 H
b) 64H
c) 99H
d)100H

[GATE-2008]

Q.6 The following is an assembly language program for 8085 microprocessors

Address	Instruction Code	Mnemonic
1000H	3E,06	MVI A, 06H

1002 H	C6 ,70	ADI 70H
1004 H	32, 07, 10	STA 1007H
1007H	AF	XRA A
1008 H	76	HLT

When this program halts, the accumulator contains

a) 00H b) 06H
c) 70H d) 76H

[GATE-2009]

Q.7 The subroutine SBX given below is executed by an 8085 processor. The value in the accumulator immediately after the execution of the subroutine will be:

```
SBX:  MVI A, 99 H
      ADI 11 H
      MOV C, A
      RET
```

a) 00H b) 11H
c)99H d)AAH

[GATE-2010]

Q.8 In an 8085 processor, the main program calls the subroutine SUB1 given below. When the program returns to the main program after executing SUB1, the value in the accumulator is

Address	Op-code
2000	3E, 00
2002	CD, 05, 20
2005	3C
2006	C9

```
Level   Mnemonic
SUB1:   MVI A, 00h
        CALL SUB 2
SUB 2:  INR A
        RET
```

a) 00 b) 01
c) 02 d) 03

[GATE-2010]

Q.9 A microprocessor accepts external interrupts (Ext INT) through a Programmable Interrupt Controller as shown in the figure.



Assuming vectored interrupt, a correct sequence of operations when a single external interrupt (Ext INT1) is received will be :

a) Ext INT1 → INTA → Data Read → INT
b) Ext INT1 → INT → INTA → Data Read
c) Ext INT1 → INT → INTA → Address Write
d) Ext INT1 → INT → Data Read → Address Write

[GATE-2014]

ANSWER KEY:

1	2	3	4	5	6	7	8	9
(a)	(c)	(d)	(a)	(c)	(a)	(d)	(b)	(b)

EXPLANATIONS

Q.1 (a)

Instruction operation
LXI H, 00F0H - HL =00F0
MOV M, A accumulator contents will be transferred to IO of address 00F0

Q.2 (c)

Execution time= (7 + (9 x 25) + 22)T
= 254 T

The loop will run for 9 times and at the last when the instruction JNZ loop will be false then microprocessor will come out from the loop and instruction will take only 7T state instead of 10T state.

Q. 3 (d)

It is OUT 20 instructions.

Q.4 (a)

The program halts upon reading a negative number.

Q.5 (c)

SUB A----------A=00H and
CY=0
MOV C, A------C=00H and
A=00H and
CY=0
LOOP1: INR A--Inrement A by 1.
DAA---Decimal adjust
accumulator if any
of the bytes are
greater than 9
JC LOOP2-------go to LOOP 2 if
carry is set
INR C--------increment C but
there is no effect
on carry flag.

The only way to go to LOOP 2 is when carry get set.
And it get set when carry is generated due to DAA instruction.

When A and C become 99H and control goes
to LOOP 1 then INRA will make, A=9AH
Now DAA will adjust the lower order byte of accumulator since it is greater than 9.

Now, 9AH
+06H
=A0H
Now again it will adjust the higher order byte by adding 6 to higher data byte, that is
A0H
+60H
=1|00H
therefore CY=1, content of C=99H and A=00H

Q.6 (a)

MVI A, 06 → A = 06H
ADI 70 → A = 06H + 70H = 76H
STA 1007→A=76H,(1007H) =76H
XRA A → A = 00H
HLT
Last instruction is XRA A, so accumulator contents will be 00.

Q.7 (d)

Instruction
Content of register
MVI A, 99 H → A=99
ADI 11 H → A=99+11=AAH
MOV C, A → A=AAH, C=AAH

Q.8 (b)

SUB 1: MVI A, 00H A← 00H
CALL SUB → program will shifted to SUB 2 address location
SUB 2 : INR A →A
01H
RET → returned to main program
∴ The contents of Accumulation after execution of the above SUB 2 is 01H

Q.9 (b)

When a single external interrupt (Exp INT1) is raised then it is sensed by programmable interrupt controller and as per their priority it is serviced first and now INT signal is raised by interrupt controller and it is sensed by microprocessor, then microprocessor first completes their current machine cycle and raised the INTA (interrupt acknowledge) signal back to PI controller. This is vectored interrupt so, their address is fixed and ISR (interrupt service Routine) execution will takes place from that address. So, this sequences is matching with option (B) only

9.2 BASICS OF 8085 MICROPROCESSOR

Q.1 In register index addressing mode the effective address is given by
a) The index register value
b) The sum of the index register value and the operand.
c) The operand.
d) The difference of the index register value and the operand.
[GATE-1988]

Q.2 In a microcomputer, WAIT states are used to
a) make the processor wait during a DMA operation
b) make the processor wait during an interrupt processing.
c) make the processor wait during a power shutdown
d) interface slow peripherals to the processor.
[GATE-1993]

Q.3 An 'Assembler' for a microprocessor is used for
a) assembly of processors in a production line.
b) creation of new programmes using different modules.
c) translation of a program from assembly language to machine language.
d) translation of a higher level language into English text.
[GATE-1995]

Q.4 An I/O processor controls the flow of information between
a) cache memory and I/O devices
b) main memory and I/O devices
c) two I/O devices
d) cache and main memories
[GATE-1998]

Q.5 An instruction used to set the carry Flag in a computer can be classified as
a) data transfer b) arithmetic
c) logical d) program control
[GATE-1998]

Q.6 In an 8085 microprocessor, the shift registers which store the result of an addition and the overflow bit are, respectively
a) B and F b) A and F
c) H and F d) A and C
[GATE-2015(1)]

ANSWER KEY:

1	2	3	4	5	6
(a)	(d)	(c)	(b)	(c)	(b)

EXPLANATIONS

Q.1 **(a)**
In register index addressing mode the effective address is given by the index register value.

Q.2 **(d)**
In a microcomputer, wait states are used to interface slow peripherals to the processor.

Q.3 **(c)**
An 'Assembler' for a microprocessor is used for translation of a program from assembly language to machine language.

Q.4 **(b)**
An I/O processor controls the flow of information between main memory and I/O devices.

Q.5 **(c)**
An instruction used to set the carry flag in a compute-can be classified as logical instruction.

Q.6 **(b)**
Shift register are accumulator and flag register(A and F).

9.3 INSTRUCTION OF 8085 MICROPROCESSOR

Q.1 In an 8085 microprocessor. The instruction CMP B has been executed while the content of the accumulator is less than that of register B. As a result
a) Carry flag will be set but Zero flag will be reset
b) Carry flag will be reset but Zero flag will be reset
c) Both Carry flag and Zero flag will be reset
d) Both Carry flag and Zero flag will be set

[GATE-2003]

Q.2 The number of memory cycles required to executed the following 8085 instructions
(I)LDA 3000H
(II) LXI D,F0F1 H would be

a) 2 for (I) and 2 for (II)
b) 4 for (I) and 3 for (II)
c) 3 for (I) and 3 for (II)
d) 3 for (I) and 4 for (II)

[GATE-2004]

Q.3 Consider the sequence of 8085 instructions given below.
LXI H, 9258,
MOV A, M,
CMA ,
MOV M, A
Which one of the following is performed by this sequence?
a) Contents of location 9258 are moved to the accumulator
b) Contents of location 9258 are compared with the contents of the accumulator
c) Contents of location 9258 are complemented and stored in location 9258
d) Contents of location 5892 are complemented and stored in location 5892

[GATE-2004]

Q.4 It is desired to multiply the numbers 0AH by 0BH and store the result in the accumulator. The numbers are available in registers B and C respectively. A Part of the 8085 program for this purpose is given below:
MVI A, 00H
Loop;----------

HLT END
The sequence of instructions to complete the program would be
a) JNZ LOOP,ADD B, DCR C
b) ADD B,JNZ LOOP, DCR C
c) DCR C, JNZ LOOP, ADD B
d) ADD B, DCR C, JNZ LOOP

[GATE-2004]

Common data for questions 5 & 6
Consider an 8085 microprocessor system

Q.5 The following program starts at location 0100H.
LXI SP, 00FF
LXI H, 0107
MVI A, 20H
SUB M
The content of accumulator when the program counter reaches 0109 H is
a) 20H b) 02H
c) 00H d) FFH

[GATE-2005]

Q.6 If in addition following code exists from 0109H onwards,
ORI 40 H
ADD M
What will be the result in the accumulator after the last instruction is executed?
a)40H b)20H
c)60 H d)42H

[GATE-2005]

Q.7 An 8085 executed the following instructions
2710 LXI H, 30A0H
2713 DAD H
2714 PCHL
All addresses and constants are in Hex. Let PC be the contents of the program counter and HL be the contents of the HL register pair just after executing PCHL.
Which of the following statements is correct?
a)PC=2715 H HL 30A0H
b) PC=30A0 H HL 2715H
c) PC=6140 H HL 6140H
d) PC=6140 H HL 2715H

[GATE-2008]

Q.8 For the 8085 assembly language program given below, the contents of the accumulator after execution of the program is

```
300    MVI  A, 45
3002   MOV  B, A
3003   STC
3004   CMC
3005   RAR
3006   XRA  B
```

a)00H b)45H
c)67 H d)E7H

[GATE-2010]

Q.9 In an 8085 microprocessor, which one of the following instructions changes the content of the accumulator?
a) MOV B, M b) PCHL
c) RNZ d) SBI BEH

[GATE-2015]

Q.10 In an 8085 system, a PUSH operation requires more clock cycles than a POP operation. Which one of the following options is the correct reason for this?
a) For POP, the data transceivers remain in the same direction as for instruction fetch (memory to processor), whereas for PUSH their direction has to be reversed.
b) Memory write operations are slower than memory read operations in an 8085 based system.
c) The stack pointer needs to be pre-decremented before writing registers in a PUSH, whereas a POP operation uses the address already in the stack pointer.
d) Order of registers has to be interchanged for a PUSH operation, whereas POP uses their natural order.

[GATE-2016]

Q.11 In an 8085 microprocessor, the contents of the accumulator and the carry flag are A7 (in hex) and 0, respectively. If the instruction RLC is executed, then the contents of the accumulator (in hex) and the carry flag, respectively, will be
a) 4E and 0 b) 4E and 1
c) 4F and 0 d) 4F and 1

[GATE-2016]

ANSWER KEY:

1	2	3	4	5	6	7	8	9	10	11
(a)	(b)	(c)	(d)	(c)	(c)	(c)	(c)	(d)	(c)	(d)

EXPLANATIONS

Q.1 **(a)**

CMP B → Contents of B and A are compared and result is indicated by flag.

$A < B, \therefore CY = 1, Z = 0$

Q.2 **(b)**

Memory cycles

$LDA3000H \rightarrow Fetch, \underset{address}{Read}, \underset{data}{Read, Read}$

$LXID,F0F1H \rightarrow$ Fetch,Read,Read

Q.3 **(c)**

$LXI\ H, 9258 \rightarrow HL \leftarrow 9258$

$MOV\ A, M \rightarrow$ contents of add.9258

$CMA \rightarrow$ Complement Accumulato

$MOV\ MA \rightarrow$ Complement of A is stroed in M(9258H)

Q.4 **(d)**

ADD B, DCR C, JNZ LOOP

MVI A, 00H	A=00H
LOOP ADD B DCR C JNZ LOOP	A=A+B C=C-1 Loop will till C=00H So, loop will execute 11 times $(0B)_{Hex}$

Q.5 **(c)**

0100H: LXI SP, 00FF
0103H: LXI H, 0107
0106H: MVI A, 20H
0108H: SUB m → A ← A – M

M contains the data of memory whose address is in HL pair.
HL has addressed 0107H.
0107H corresponds to 20 H.
$\therefore A - M = 20H - 20H = 00H$

Q.6 **(c)**

0109 H ORI 40 H
010BH ADD M
Initial: A =00H
0109H:ORI40H⇒A←A(OR)40H
=40H
O10BH:ADD M⇒A←A+M
=40H+20H=60H
∴ A=60H

Q.7 **(c)**

Contents

LXI H 30 A0H HL=30A0
DAD H HL=6140
(i.e., 30A0+30A0)
PCHL PC=6140
Therefore contents are
PC=6140,
HL= 6140

Q.8 **(c)**

Instruction Content
MVI A 45H
A=45H → (= 01000101)
MOV B, A B = 45 H
STC CY =1
CMC CY =0
RAR



A=00100010
XRA
B A ← (00100010) ⊕ (01000101)
Or A ← 01100111
Or A ← 67H
Therefore, the content of the accumulator after execution of the program is 67 H.

Q.9 (D)

Generally arithmetic or logical instructions update the data of accumulator and flags. So, in the given option only SBT BE H is arithmetic instruction.
SBI BE H → Add the content of accumulator with immediate data BE H and store the result in accumulator.

Q.10 (C)

In push operation 3 cycles involved:
6T+3T+3T = 12T
POP operation 3 cycle involved:
4T+3T+3T = 10T
So in the opcode fetch cycle 2T states are extra in case of push compared to POP and this is needed to decrement the SP.

Q.11 (D)

Accumulator



RLC-*Rotate left accumulator content without carry



9.4 MEMORY INTERFACING

Q.1 An 8255 chip is interfaced to an 8085 microprocessor system as an I/O mapped I/O as shown in the figure. The address lines A_0 and A_1 of the 8085 are used by the 8255 chip to decode internally its three ports and the Control register. The address lines A_3 to A_7 as well as the $IO|\overline{M}$

Signal are used for address decoding The range of addresses for which the 8255 chip would get selected is



a)F8H-FBH b)F8H=FCH
c)F8H-FFH d)F0H=F7H

[GATE-2007]

Q.2 In the circuit shown , the device connected to Y5 can have address in the range



a)2000-20FF b)2D00-2DFF
c)2E00-2EFF d)FD00-FDFF

[GATE-2010]

ANSWER KEY:

1	2
(c)	(b)

EXPLANATIONS

Q.1 **(c)**

O/P of NAND gates is 0 if A_7 to A_3 & $IO|\overline{M}=1$

	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
Starting Address	1	1	1	1	1	0	0	0	→ F89H
FinalAddresss	1	1	1	1	1	1	1	1	→ FFH

Q.2 **(b)**

To connect Y5, input CBA should be 101.

Possible range will be

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	$A_7 \ldots A_6$
0	0	1	0	1	1	0	1	0 … 0
0	0	1	0	1	1	0	1	1 … 1

Therefore, the device can have address in the range of 2D00 H – 2DFF H.

9.5 MICROPROCESSOR 8085 INTERFACING

Q.1 The 8255 Programmable Peripheral interface is used as described below.

I) An A/D converter is interfaced to a microprocessor through and 8255. The conversion is initiated by a signal from the 8255 on Port C. A signal on Port C causes data to be strobed into Port A.

II) Two computers exchange data using a pair of 8255s. Port A works as a bidirectional data port supported by appropriate handshaking signals.

The appropriate modes of operation of the 8255 for (I) and (II) would be

a) Mode 0 for (I) and Mode 1 for (II)
b) Mode 1 for (I) and Mode 0 for (II)
c) Mode 2 for (I) and Mode 0 for (II)
d) Mode 2 for (I) and Mode 1 for (II)

[GATE-2004]

Q.2 For the 8085 microprocessor, the interfacing circuit to input 8-bit digital data (DI_0 – DI_7) from an external device is shown in the figure. The instruction for correct data transfer is



a) MVI A, F8H
b) IN F8H
c) OUT F8H
d) LDA F8F8H

[GATE-2014]

Q.3 An 8 Kbyte ROM with an active low Chip Select input ($\overline{CS}$) is to be used in an 8085 microprocessor based system. The ROM should occupy the address range 1000H to 2FFFH. The address lines are designated as A_{15} to A_0, where A_{15} is the most significant address bit. Which one of the following logic expressions will generate the correct ($\overline{CS}$) signal for this ROM?

a) $A_{15} + A_{14} + (A_{13}.A_{12} + \overline{A}_{13}.\overline{A}_{12})$
b) $A_{15}.A_{14}.(A_{13} + A_{12})$
c) $\overline{A}_{15}\,\overline{A}_{14} + (A_{13}.A_{12} + \overline{A}_{13}.A_{12})$
d) $\overline{A}_{15} + \overline{A}_{14}\,A_{13}.A_{12}$

[GATE-2016]

ANSWER KEY:

1	2	3
*	(d)	(a)

EXPLANATIONS

Q.1 **(*)**

Option are incorrect since port A ca be operated as bidirectional port only in mode -2 . (b) Can be correct if it is mode 1 for (1) and mode 2 for (11).

Q.2 **(D)**

This circuit diagram indicating that it is memory mapped I/O because to enable the 3-to-8 decoder $\overline{G_{2A}}$ is required active low signal through ($I_o/\overline{m}$) and $\overline{G_{2B}}$ is required active low through ($\overline{R_D}$) it means I/o device read the status of device LDA instruction is appropriate with device address

Again to enable the decoder o/p of AND gate must be 1 and Ds_2 signal required is 1 which is the o/p of multi-i/p AND gate to enable I/0 device.

So,

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
1	1	1	1	1	0	0	0	1	1	1	1	1	0	0	0
F				8				F				8			

Device address = F8F8H

The correct instruction used $\rightarrow$ LDA F8F8H

Q.3 **(A)**

Addressing varying from 1000 H to 2FFFH

i.e.

0001 0000 0000 0000 H

.

.

0010 1111 1111 1111 H

$$\overline{CS} = (\overline{A}_{14}\overline{A}_{15}\overline{A}_{13}A_{12} + \overline{A}_{14}\overline{A}_{15}A_{13}\overline{A}_{12})$$

$$= A_{14} + A_{15} + (A_{13}A_{12} + \overline{A}_{13}\overline{A}_{12})$$

9.6 MICROPROCESSOR 8085 INTERRUPTS

Q.1 In an 8085 IP system, the RST instruction will cause an interrupt
a) Only if an interrupt service routine is not being executed
b) Only if a bit in the interrupt mask is made 0
c) Only if interrupts have been enabled by an EI instruction
d) None of the above
[GATE-1997]

Q.2 The number of hardware interrupts (which require an external signal to interrupt) present in an 8085 microprocessor are
a) 1 b) 4
c) 5 d) 13
[GATE-2000]

Each interrupt is assigned 8-bytes for interrupt service routine. So,

Q.3 In the 8085 microprocessor, the RST6 instruction transfers the program execution to the following location:
a) 30 H b) 24 H
c) 48 H d) 60 H
[GATE-2000]

Q.4 In a microprocessor, the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set, but the interrupt can be delayed or rejected. Such an interrupt is
a) non-maskable and non-vectored
b) maskable and non-vectored
c) non-maskable and vectored
d) maskable and vectored
[GATE-2009]

ANSWER KEY:

1	2	3	4
(c)	(c)	(a)	(d)

Q.1 **(c)**
RST instruction will cause an interrupt only if interrupts have been enabled by an EI instruction at the beginning of programme.

Q.2 **(c)**
1. TRAP
2. RST 7.5
3. RST 6.5
4. RST 5.5
5. INTR

Q.3 **(a)**
Hexadecimal address of RST6
$(6 \times 8 = 48)_{10} = 30$ H.

Q.4 **(c)**
Interrupt which has fixed address location is said to be vectored and which can be delayed or rejected is known as maskable.

9.7 MICROPROCESSOR 8085 PROGRAMMING

Q.1 Consider the following assembly language program.

```
MVI     B, 87 H
MOV     A, B
START:  JMP NEXT
MVI     B  00H
XRA     B
OUT     PORT 1
HLT
NEXT:   XRA B
JP      START
OUT     PORT2
HLT
```

The execution of the above program in a n8085 microprocessor will result in an 8085 microprocessor will result in

a) an output of 87H at PORT 1
b) an output of 87 H at PORT 2
c) Infinite looping of the program execution with accumulator data remaining at 00H.
d) infinite looping of the program execution with accumulator data alternating between 00H and 87 H

[GATE-2002]

Q.2 Following is the segment of a 8085 assembly language program:

```
LXI SP, EFFFH
CALL 3000H
3000H: LXI H,3CF4H
PUSH PSW
SPHL
POP PSW
RET
```

On completion of RET execution, the contents of SP is

a)3CFO H b)3CF8H
c)EFFD H d)EFFF H

[GATE-2006]

Statement for Linked Answer Question 3 & 4

An 8085 assembly language program is given below:

```
Line  1: MVI A, B5H
      2: MVI B, 0EH
      3: XRI 69H
      4: ADD B
      5:ANI9BH
      6:CPI9FH
      7: STA 3010 H
      8: HLT
```

Q.3 The contents of the accumulator just after execution of the ADD instruction in line 4 will be

a)C3H b)EAH
c)DCH d)69H

[GATE-2007]

Q.4 After execution of line 7 of the program. The status of the CY and Z flags will be

a) CY=0,Z=0 b) CY=0,Z=1
c) CY=1, Z=0 d) CY=1,Z=1

[GATE-2007]

Q.5 For 8085 microprocessor, the following program is executed

```
MVI A,  05H;
MVI B   O5 H;
PTR:  ADD B;
DCR B;
JNZ PTR;
ADI 03 H;
HLT;
```

At the end of program, accumulator contains

a)17H b)20H
c)23H d)05H

[GATE-2013]

Q.6 An 8085 microprocessor executes "STA 1234H" with starting address

location 1FFEH (STA copies the contents of the Accumulator to the 16-bit address location). While the instruction is fetched and executed, the sequence of values written at the address pins A_{15}-A_8 is

a) 1FH, 1FH, 20H, 12H
b) 1FH, FEH, 1FH, FFH, 12H
c) 1FH, 1FH, 12H, 12H
d) 1FH, 1FH, 12H, 20H, 12H

[GATE-2014]

Q.7 Which one of the following 8085 microprocessor programs correctly calculates the product of two 8-bit numbers stored in registers B and C?

a) MVI A, 00 H
JNZ LOOP
CMP C
LOOP DCR B
HLT

b) MVI, A, OOH
CMP C
LOOP DCR B
JNZ LOOP
HLT

c) MVI A, OOH
LOOP ADD C
DCR B
JNZ LOOP
HLT

d) MVI A, OOH
ADD C
JNZ LOOP
LOOP INR B
HLT

[GATE-2016]

ANSWER KEY:

1	2	3	4	5	6	7
(b)	(b)	(b)	(c)	(a)	(a)	(c)

EXPLANATIONS

Q.1 **(b)**

MVI B, 87 H $B \leftarrow 10000111$
MOV A, B $A \leftarrow 10000111$
START: JMP NEXT
MVI B, 00H
XRA B
OUTPORT 1
HLT
NEXT: XRA B $\rightarrow 00H$ A $\rightarrow 00H$
JP START $B \rightarrow 87H, B \rightarrow 87H$
OUTPORT $2 \rightarrow 87H$
HLT
XOR of A with B gives 00H.

$$00H \overset{\rightarrow}{\downarrow} 00000000$$

Sign flag =0 (plus)
JP takes the loop to START. Again JMP NEXT is executed. Now XOR of B with A gives 87 H.
$87H \rightarrow 10000111$
Sign flag =1(-ve)
$\therefore$ 87H at PORT2

Q.2 **(b)**

LXI SP, EFFFH
CALL 3000H
$\Rightarrow PUSH + JMP \quad SP \rightarrow SP - 2$
$\Rightarrow SP = EFFFD$

3000H:	LXI H, 3CF 4 H
	$HL \leftarrow 3CF4$
PUSH PSW	$SP \leftarrow SP - 2 = EFFB$
SPHL	$SP \leftarrow 3CF4$
POP PSW	$SP \leftarrow SP + 2 = 3CF6$
RET	RET = POP + JMP ie.,
	$SP \leftarrow SP + 2$
	$SP \leftarrow 3CF8H$

Q.3 **(b)**

After
Line1 $\rightarrow$ A $\leftarrow$ 10110101
Line2 $\rightarrow$ B $\leftarrow$ 00001110
Line3 $\leftarrow$ 01101001
A $\leftarrow$ 10110101
Line4 $\rightarrow$ B $\leftarrow$ 00001110

\+ 11101010
A $\leftarrow$ E A
A $\leftarrow$ E A H

Q.4 **(c)**

After ADD B : A $\leftarrow$ EAH
ANI 9B : A $\leftarrow$ 8AH
CPI 9F H : A $\leftarrow$ 8AH
But [A]<9FH
I.e., 8A<FH
$\therefore$ CY=1;Z=0

Q.5 **(a)**

$A = 05 + 05 + 04 + 03 + 02 + 01 + 03$
$A = 23$
$A = 17H$

Q.6 **(A)**

Let the opcode of STA is XXH and content of accumulator is YYH.

Instruction: STA 1234 H
Starting address given = 1FFEH
So, the sequence of data and addresses is given below:
Address (in hex) : Data (in hex)



Q.7 (c)

MVI A, 00H ← Load accumulator by 00H
Loop: ADDC ← Add the content of accumulator with content of P Register and store result in accumulator.
This will continue till B register reaches to 004.
DCRB
JNZ LOOP
HLT
So, repetitive addition of a number as many times will give the product of these two numbers.

9.8 MISCELLENEOUS

Q.1 An Intel 8085 processor is executing The program given below.

```
MVI A, 10H
MVI B, 10H
Back:  NOP
ADD B
RLC
JNCBACK
HLT
```

The number of times that the operation NOP will be executed is equal to

a) 1 b) 2
c) 3 d) 4

[GATE-2001]

Q.2 The logic circuit used to generate the active low chip select (CS) by an 8085 microprocessor to address a peripheral is shown in figure. The peripheral will respond to addresses in the figure.



a) E000-EFFF b) 000E-FFFE
c) 1000-FFFF d) 0001-FFF1

[GATE-2002]

Q.3 When a program is being executed in an 8085 microprocessor, its program counter contains

a) the number of instructions in the current program that have already been executed.
b) the total number of instructions in the program being executed.
c) the memory address of the instruction that is being currently executed.
d) the memory address of the instruction that is to be executed next.

[GATE-2002]

Q.4 When a program is being executed in an 8085 microprocessor, its Program Counter contains

a) the number of instructions in the current program that have already been executed
b) the total number of instructions in the program being executed
c) the memory address of the instruction that is being currently executed
d) the memory address of the instruction that is to be executed next

[GATE-2003]

Q.5 The following program is written for an 8085 microprocessor to add two bytes located at memory addresses 1FFE and 1FFF

```
LXI   H,   1FFE
MOV   B,   M
INR   L
MOV   A,   M
ADD   B
INR   L
MOV   M,   A
XRA   A
```

On completion of the execution of the program, the result of addition is found

a) in the register A
b) at the memory address 1000
c) at the memory address 1F00
d) at the memory address 2000

[GATE-2003]

Q.6 If the following program is executed in a microprocessor, the number of instruction cycles it will take from START to HALT is

```
START MVI A, 14H   ;  MOVE 14H
        to register A
SHIFT  RLC         ;  Rotate left
```

```
        without carry
        JNZ SHIFT       ;   Jump on
        non-zero to
SHIFT
        HALT            ;
```

a) 4 b) 8
c) 13 d) 16

[GATE-2004]

Q.7 The 8085 assembly language instruction that stores the content of H and L registers into the memory locations 2050_H and 2051_H respectively is

a) SPHL2050_H b) SPHL2051_H
c) SHLD2050_H d) STAX 2050_H

[GATE-2005]

Q.8 A software delay subroutine is written as given below:

```
DELAY:  MVI  H,  255D
        MVI  L,  255D
LOOP:   DCR  L
        JNZ  LOOP
        DCR  H
        JNZ  LOOP
```

How many times DCR L instruction will be executed?

a) 255 b) 510
c) 65025 d) 65279

[GATE-2006]

Q.9 In 8085 A microprocessor based system, it is desired to increment the contents of memory location whose address is available in (D, E) register pair and store the result in same location .The sequence of instruction is

a)
```
XCHG
INR M
```
b)
```
XCHG
INX H
```
c)
```
INX D
XCHG
```
d)
```
INR M
XCHG
```

[GATE-2006]

Q.10 The content of some of the memory location in an 8085 A based system are given below

Address	Content
. .	. .
26FE	00
26FF	01
2700	02
2701	03
2702	04
. .	. .

The content of stack (SP) program counter (PC) and (H, L) are 2700 H, 2100 H and 0000 H respectively. When the following sequence of instruction are executed

2100H : DAD SP
2101H : PCHL

The content of (SP) and (PC) at the end of execution will be

a) PC=2102 H, SP=2700
b) PC=2700 H, SP=2700 H
c) PC=2800H, SP=26FE H
d) PC=2A02 H, SP=2702 H

[GATE-2008]

Q.11 In an 8085 microprocessor, the contents of the Accumulator, after the following instruction are executed will becomes

```
XRA A
MVIB F0H
SUB B
```

a) 01H b) 0F H
c) F0 H d) 10 H

[GATE-2009]

Q.12 When a "CALL Addr" instruction is executed, the CPU carries out the following sequential operations internally:

Note :
(R) means content of register R
((R)) means content of memory location pointed to by R
PC means Program Counter
SP means Stack Pointer

a) SP incremented
   (PC) ← Addr
   ((SP)) ← (PC)
b) (PC) ← Addr

((SP)) ← (PC)
(SP) incremented

c) (PC)← Addr
(SP) incremented
((SP)) ←(PC)

d) ((SP)) ←(PC)
(SP) incremented
(PC) ← Addr

[GATE-2010]

Q.13 A portion of the main program to call a subroutine SUB in an 8085 environment is given below.

```
        :
LXI     D, DISP
LP:     CALL   SUB
        :
        :
```

It is desired that control be returned to LP+DISP +3 when the RET instruction is executed in the subroutine. The set of instructions that precede the RET instruction in the subroutine are

a)
```
POP   D
DAD   H
PUSH D
```

b)
```
POP   H
DAD   D
INX    H
INX    H
INX    H
PUSH  H
```

c)
```
POP   H
DAD   D
PUSH  H
```

d)
```
XTHL
INX    D
INX    D
INX    D
XTHL
```

[GATE-2011]

Q.14 An 8085 assembly language program is given below. Assume hat the carry flag is initially unset. The contents of the accumulator after execution of the program is

```
MVI   A, 07H
RLC
MOV   B, A
RLC
RLC
ADD   B
RRC
```

a) 8C H b) 64 H
c) 23 H d)15 H

[EC-GATE-2010]

Q.15 In an 8085 microprocessor, the following program is executed

Address location — Instruction

```
2000H    XRA A
2001H    MVI B,04H
2003H    MVI A, 03H
2005H    RAR
2006H    DCR B
2007H    JNZ 2005
200AH    HLT
```

At the end of program, register A contains

a) 60H b) 30H
c) 06H d) 03H

[EE-GATE-2014-01]

Q.16 In 8085A microprocessor, the operation performed by the instruction LHLD 2100_H is

a) $(H) \leftarrow 21_H, (L) \leftarrow 00_H$

b) $(H) \leftarrow M(2100_H), (L) \leftarrow M(2101_H)$

c) $(H) \leftarrow M(2101_H), (L) \leftarrow M(2100_H)$

d) $(H) \leftarrow 00_H, (L) \leftarrow 21_H$

[EE-GATE-2014-02]

Q.17 A portion of an assembly language program written for an 8-bit microprocessor is given below along with explanations. The code is intended to introduce a software time delay. The processor is driven by a 5 MHz clock. The time delay (in μs) introduced by the program is _____.

MVI B, 64 H; Move immediate the given byte into register B. Takes 7 clock periods.

LOOP: DCR B; Decrement register B. Affects Flags. Take 4 lock periods.

JNZ LOOP; Jump to address with Label LOOP if zero flag is not set.

Takes 10 clock periods when jump is performed and 7 clock periods

When jump is not performed.

[IN-GATE-2018]

ANSWER KEY:

1	2	3	4	5	6	7	8	9	10	11	12	13	14
(c)	(a)	(d)	(d)	(c)	(a)	(c)	(d)	(a)	(b)	(d)	(c)	(c)	(c)
15	**16**	**17**											
(a)	(c)	280.8											

EXPLANATIONS

Q.1 **(c)**

First loop

ADD B

Accumulator -20H

0	0	1	0	0	0	0	0

0	1	0	0	0	0	0	0

RLC

Second loop:

ACC 0 10 00 00 0

0 00 10 00 0

RLC 01010000

10100000

Third loop:

CY 0

ACC 1 01 00 00 0

0 00 10 00 0

RLC 1011000

1011000

CY 1

Carry is generated. Now program will hault.

So NOP instruction is executed 3 times.

Q.2 **(a)**

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	L	A_0
1	1	1	0	0	L	0
1	1	1	0	1	L	1

⇒E000-EFFF

Q.3 **(d)**

Q.4 **(d)**

Program counter contains the memory address of the instruction that is to be executed next.

Q.5 **(c)**

LXI H, IFFE→ Load 1FFE in H-L memory

MOV B→ move content of 1FFE memory location to register B

INR L→ increment the content of 'HL' by 1

1FFE→ 1FFF

MOV A, M→ move content of 1FFF memory location to accumulator

ADD B→ (A→ A+B)

INR L→ FF+1→ 00

∴HL→ 1F 00

MOV M, A→ move content of accumulator to memory location 1F 00

XRA A → content of accumulator becomes zero.

Q.6 **(a)**
There are four instructions that are executed so required 4 instruction cycles.

Q.7 **(c)**
Instruction SHL 2050_H D stores the content of L to memory location 2050_H and content of register H to next memory location 2051_H.

Q.8 **(d)**
First of all DCR L will be executed for 255 times till content of L becomes 0.
After that for every decrement of H it will be executed 256 times (first when L is decremented by 1 and becomes FF_H and $FF_H = 255_D$ times) and this will be happen til content of H becomes 1 i.e. 254 times.
So overall it will be executed
$=255+254\times256$
$=65279$

Q.9 **(a)**
The address of the memory location is stored in DE register pair. But INR M command will increase the content of memory location M. But this command will execute only on HL pair. So we have to exchange the address of memory location in HL pair from DE pair first.

Q.10 **(b)**
Given
(SP)=2700H
(PC)=2100H
(HL)=0000H
2100H : DAD SP
(SP) + (HL) →(HL)
2700H+0000H=2700H stored in HL pair
2101 H: PCHL : the content of HL are transferred to (PC)
So now
(PC)=2700H and (SP) also unchanged
(PC)=2700H
(SP)=2700 H

Q.11 **(d)**
XRA A → Accumulator is cleared,
A → 00H
MVI B
SUB B ← (A) ← (A) ← (B)
A ← 10H

Q.12 **(c)**
First of all content of PC is loaded into stack i.e. address of next instruction to be executed is loaded onto stack. i.e SP is decremented then PC is loaded by address given in call instruction.

Q.13 **(c)**



Call takes 3 address location. RET always returns to LP+3 location, this stored in SP. So to return to LP+DISP+3
We have to add DISP to SP.
POP H
DAD D
PUSH H
Normal call operation shown.

Q.14 **(c)**
RLC → Rotate Acc left without carry
B ← 00001110
RLC, RLC → 00111000 → A

$$\begin{array}{r} 00111000 \\ \underline{00001110} \end{array}$$

ADDB → 01000110

RRC → 00100011=23H

Q.15 (a)

Address location Instruction operation

2000H XRA A [A] =00H, CY = 0, Z= 1

2001H MVI B, 04H [B] =04H

2003H MVI A, 03H [A] =03H

2005H RAR

Rotate accumulator right with carry

2006H DCR B

Decrement content of B register by one

2007H JNZ 2005 H

200AH HLT



Q.16 (c)

Instruction given is: LHLD 2100H

The operation performed by this instruction is load HL register pair from the specified address in the instruction, directly. HL register pair is required 2-Byte data, but in 8085 at one address it contains only one-byte data, so this instruction will access two memory locations. So, first byte address (i.e., 2100H) is mentioned in instruction itself and by default second byte data is accessed from the next location (i.e., 2101H). Lower address data will be copied to lower byte (L)←M(2100H)) and higher address data will be copied to higher byte (i.e, (L)←M(2101H)).

Q.17 280.8

$(64)_{10} = (100)_{10}$

$\rightarrow MVI\ B, 64H \Rightarrow B = (64)_H = (100)_H$

$It\ will\ be\ executed\ only\ once \Rightarrow 7 clocks$

$\rightarrow \begin{bmatrix} DCR\ B \\ JNZ\ LOOP \end{bmatrix}$ Sin $ce\ B = 100, this\ loop\ will\ run\ due\ to\ true\ con$

$So\ the\ number\ of\ clock = 99(4+10) = 1386$

→ On the 100th iteration, when B = 0, "JNZ Loop" will take 7 clocks, as the condition is false (Z= 1). So this 100th iteration needs = 1 (4+7) = 11 clocks

→ So, total: 7 + 1386 + 11 = 1404 clocks are needed

ASSIGNMENT QUESTIONS (DIGITAL)

Q.1 For the logic circuit shown in figure below, the output Y is equal to



a) $\overline{ABC}$ b) $\overline{A}+\overline{B}+\overline{C}$
c) $\overline{AB}+\overline{BC}+\overline{A}+\overline{C}$ d) $\overline{AB}+\overline{BC}$

Q.2 The logic realized by the circuit shown in figure below, is



a) F = A⊙C b) F = A⊕C
c) F = B⊙C d) F = B⊕C

Q.3 Choose the correct statement (s) from the following

a) PROM contains a programmable AND array and a fixed OR array.
b) PLA contains a fixed AND array and a programmable OR array.
c) PROM contains a fixed AND array & programmable OR array
d) None of the above.

Q.4 In the figure shown below the circuit of a gate in the Resistor Transistor Logic (RTL) family. The circuit represents



a) NAND b) AND
c) NOR d)OR

Q.5 The initial contents of the 4-bit serial-in-parallel-out, right-shift, Shift Register shown in figure below, is 0110. After three clock pulses are applied, the contents of the Shift Register will be



a)0000 b)0101
c) 1010 d) 1111

Q.6 The binary representation of 5.375 is

a) 111.1011 b) 101.1101
c) 101.011 d) 111.001

Q.7 Dual slope integration type Analog-to-Digital converters provide

a) Higher speeds compared to all other types of A / D converters
b) Very good accuracy without putting extreme requirements on component stability
c) Poor rejection of power supply hums
d) Better resolution compared to all other types of A / D converters for the same number of bits.

Q.8 Data in the serial form can be converted into parallel form by using –
a) PISO shift register
b) SOIPshift register
c) SIPO shift register
d) POIS shift register

Q.9 'Not allowed' condition in NAND gate SR flip flop is
a) S = 0, R = 0 b) S = 1, R = 1
c) S = 0, R = 1 d) S = 1, R = 0

Q.10 Name the fastest logic family
a)TTL b) RTL
c) DCTL d) ECL

Q.11 The sequential circuit shown in Fig. will act as a



a) Mod-1 counter
b) Mod-2 counter
c) Mod-3 counter
d) Mod-4 counter

Q.12 The binary division 11000_2 , 100_2 gives
a) 110 b) 1100
c) 11 d) 101

Q.13 Identify the wrong statement?
a) $11100_2 - 10001_2 = 01011_2$
b) $15E_{16} = 350_{10}$
c) $81_{10} = 1010001_2$
d) $37.4_8 = 111\,111.100_2$

Q.14 In the 8421 BCD code the decimal number 125 is written as
a) 1111101
b) 0001 0010 0101
c) 7D
d) None of the above

Q.15 In D/Aconverter, the resolution required is 50mV and the total maximum input is
10V, the number of bits required is
a) 7 b) 8
c) 9 d) 200

Q.16 A transistor is operated as a non-saturated switch to eliminate
a) Storage time b) turn- off time
c) Turn-on time d) delay time

Q.17 The output Y of the circuit in the given figure is –
a) $(A+B)C+DE$ b) $AB+C(D+E)$
c) $(A+B)C+D+E$ d) $(AB+C)DE$

Q.18 The Boolean expression for the shaded area in the given Venn diagram is –



a) $AB+BC+CA$
b) $(A+B)(B+C)(C+A)$
c) $AB\overline{C}+\overline{A}BC+A\overline{B}C$
d) ABC

Q.19 $(375)_{10} = (\text{—})_8$
a) 550 b) 557
c) 567 d) 577

Q.20 A pulse train with a frequency of 1 MHz is counted using a modulo 1024 ripple-counter with J-K flip-flops. For proper operation of the counter the maximum permissible propagation delay per flip-flop stages
a) 100 n sec b) 50 n sec
c) 20 n sec d) 10 n sec

Q.21 The A/D convertor used in a digital voltmeter could be

1) Successive approximation type
2) Flash convertor type
3) Dual slope converter type

The correct sequence in the increasing order of their conversion time is

a) 1,2,3 b) 2,1,3
c) 3,2,1 d) 3,1,2

Q.22 What is the maximum clock frequency at which following circuit can be operated without timing violations? Assume that the Combinational logic delay is 10 ns and the clock duty varies from 40% to 60%



a) 100 MHz b) 50 MHz
c) 40 MHz d) 25 MHz

Q.23 For CMOS implementation of 2 input XOR logic gate, how many nMOS and pMOS transistors are required?

a) 2 nMOS and 2 pMOS
b) 3 nMOS and 3 pMOS
c) 6 nMOS and 6 pMOS
d) 8 nMOS and 8 pMOS

Q.24 A two input NOR gate has the following states: A = 0, B = Not known. Then, the output will be

a) $\overline{A}$ b) A
c) $\overline{B}$ d) B

Q.25 According to Boolean algebra, $(ABCD + \overline{ABCD})$ would be

a) ABCD b) 0
c) 1 d) $\overline{ABCD}$

Q.26 Following diagram performs the logic function of

a) Ex-OR gate b) AND gate
c) NAND gate d) OR gate

Q.27 If a counter having 10 FFs is initially at 0, what count will it hold after 2060 pulses?

a) 000 000 1100 b)000 001 1100
c) 000 001 1000 d) 000 000 1110

Q.28 A certain JK FF has t_{pd} = 12 ns. The largest MOD counter that can be constructed from such FFs and still operate up to 10 MHz is

a) 16 b) 256
c) 8 d) 128

Q.29 A 12 bit ADC is operating with a 1µs clock period and the total conversion time is seen to be 12µs. The ADC must be of

a) Flash type
b) Counting type
c) Integrating type
d) Successive Approximation type

Q.30 Which of the following ADCs uses over sampling in its operation

a) Sigma-delta ADC
b) Counter ramp convertor
c) Successive Approximation Register ADC
d) Flash Convertor

Q.31 The characteristic equation of the T-FF is given by

a) $Q^+ = \overline{T}Q$ b) $Q^+ = T\overline{Q}$
c) $Q^+ = TQ$ d) $Q^+ = T\overline{Q} + Q\overline{T}$

Q.32 A 5 bit DAC has a current output. For a digital input of 10100, an output current of 10 mA is produced. What will be the output current for a digital input of 11101?

a) 14.5 mA
b) 10 mA
c) 100 mA
d) Not possible to calculate

Q.33 For one of the following conditions, clocked J-K flip-flop can be used as DIVIDE BY 2 circuit where the pulse train to be divided is applied at clock input.

a) J = 1, K = 1 and the flip-flop should have active HIGH inputs
b) J = 1, K = 1 and the flip-flop should have active LOW inputs
c) J = 0, K = 0 and the flip-flop should have active HIGH inputs
d) J = 1, K = 1 and the flip-flop should be a negative edge triggered one

Q.34 Which of the following binary number is equal to octal number 66.3?

a) 101101.100 b)1101111.111
c) 111111.1111 d) 110110.011

Q.35 The Boolean expression for the output of the logic circuit shown in the figure is



a) $Y=AB+\overline{AB}+C$ b) $Y=\overline{A}\,\overline{B}+AB+\overline{C}$
c) $Y=(A\overline{B}+\overline{A}B)C$ d) $Y=AB+\overline{A}B+C$

Q.36 For the identity $AB+\overline{A}C+BC=AB+\overline{A}C$, the dual form is

a) $(A+B)(\overline{A}+C)(B+C)=(A+B)(\overline{A}+C)$
b) $(\overline{A}+\overline{B})(\overline{A}+\overline{C})(\overline{B}+\overline{C})=(\overline{A}+\overline{B})(A+\overline{C})$
c) $(A+B)(\overline{A}+C)(B+C)=(\overline{A}+\overline{B})(A+\overline{C})$
d) $\overline{A}\,\overline{B}+A\overline{C}+\overline{B}\overline{C}=\overline{A}\,\overline{B}+A\overline{C}$

Q.37 A 4-bit presetable UP counter has preset input 0101. The preset operation takes place as soon as the counter reaches 1111. The modulus of the counter is

a) 5 b) 10
c) 11 d) 15

Q.38 The shift register shown in the given figure is initially loaded with the bit pattern 1010. Subsequently the shift register is clocked, and with each clock pulse the pattern gets shifted by one bit position to the right. With each shift, the bit at the serial input is pushed to the left most position (MSB). After how many clock pulses with the content of the shift register become 1010 again?



a) 3 b) 7
c) 11 d) 15

Q.39 The combinational logic circuit shown in the given figure has an output Q which is



a) ABC b) A + B + C
c) $A \oplus B \oplus C$ d) A . B + C

Q.40 Determine the output voltage of a network shown in figure if the digital input is 101



a) −3.875 V b) −4.875 V
c) −5.875 V d) −6.875 V

Q.41 The sum S of A and B in a half Adder can be implemented by using K NAND gates. The value of K is
a) 3 b) 4
c) 5 d) None of these

Q.42 The 8 bit DAC produces 1.0 V for a digital input of 00110010. What is the largest output it can produce?
a) 5V b) −5V
c) 5.5 V d) 5.10 V

Q.43 The mod number of a Johnson counter will be always equal to the number of flip flops used
a) same
b) twice
c) 2^N where N is the number of flip flops
d) None of the these

Q.44 A S-R flip flop with a clock input can be converted to a 'D' flip flop using
a) Two inverters
b) The flip flop outputs (Q & $\overline{Q}$) connected to its inputs (S & R)
c) One inverter
d) Not possible

Q.45 A counter is designed with six stages of flip flops. Determine the output frequency at the last (sixth) stage, when input frequency is 1 MHz.
a) 1MHz b) 166 KHz
c) 15.625 KHz d) zero

Q.46 Minimum number of 2-input NAND gates that will be required to implement the function: Y = AB + CD + EF is
a) 4 b) 5
c) 6 d) 7

Q.47 The resolution of a D/A converter is approximately 0.4% of its full-scale range. It is
a) An 8-bit converter
b) A 10-bit converter
c) A 12 bit converter
d) A 16 bit converter

Q.48 Which of the following statements are correct
1) A flip-flop is used to store 1 bit of information
2) Race around condition occurs in a J-K flip-flop when both the inputs are 1
3) Master-slave configuration is used in flip-flops to store 2 bits of information
4) A transparent latch consists of a D-type flip-flop
a) 1, 2 and 3 b) 1, 3 and 4
c) 1, 2 and 4 d) 2, 3 and 4

Q.49 ow many 1's are present in the binary representation of $3 \times 512 + 7 \times 64 + 5 \times 8 + 3$?
a) 8 b) 9
c) 10 d) 11

Q.50 For emitter-coupled logic, the switching speed is very high because
a) Negative logic, is used
b) The transistors are not saturated when conducting
c) Emitter-coupled transistors are used
d) Multi-emitter transistors are used

Q.51 10 bit A/D converters, the quantization error is given by (in percent)
a) 1 b) 2
c) 0.1 d) 0.2

Q.52 For the switch circuit, taking open as 0 and closed as 1, the expression for the circuit is Y.



a) A + (B + C) D b) A + BC + D
c) A (BC + D) d) None of these

Q.53 The Boolean expression for the shaded area in the Venn diagram is



a) $\overline{X} + \overline{Y} + \overline{Z}$ b) $X\overline{Y}Z + \overline{X}YZ$
c) $X + Y + Z$ d) $\overline{X}\overline{Y}Z + XY$

Q.54 Given the decimal number -19, an eight bit two's complement representation is given by
a) 11101110 b) 11101101
c) 11101100 d) None of these

Q.55 The function shown in the figure when simplified will yield a result with

CD \ AB	00	01	11	10
00	1	0	1	0
01	0	1	0	0
11	1	0	1	0
10	0	1	0	1

a) 2 terms b) 4 terms
c) 7 terms d) 16 terms

Q.56 The simplified equivalent of the Logic expression:
x = (C + D)' + A'CD' + AB'C' + A'B'CD + ACD'
a) x = D' + AB'C' + A'B'C
b) x = D + AB'C' + A'B'C
c) x = D' + A'B'C' + A'BC'
d) None of the above

Q.57 The hexadecimal equivalent of the binary number 11 1011 0111 1010 is
a) EDE8H b) FB7AH
c) 3B7AH d) 3557H

Q.58 The address bus width of a memory of size 1024 × 8 bits is
a) 8-bits b) 10-bits
c) 12-bits d) 16-bits

Q.59 A logic circuit has three inputs A, B, C and an output Y. The output goes LOW only when A is HIGH while B and C are different. The logic expression for the circuit is
a) A + BC' + B'C
b) A (XOR) B
c) $\overline{A}$. B(XNOR)C
d) A.B(XOR)C

Q.60 The specifications given for a TTL logic family gate are as follows: $I_{OH} = -40\ \mu A$, $I_{OL} = 8\ mA$, $I_{IH} = 2\mu A$, and $I_{IL} = -0.36\ mA$. The fan-out of the gate is
a) 10 b) 18
c) 20 d) 22

Q.61 In the logic equation
$A(A + \overline{BC} + C) + \overline{B}(\overline{C} + \overline{A} + BC)(A + \overline{B}C + A\overline{C}) = 1,$
if C = $\overline{A}$ then
a) A + B = 1 b) $\overline{A}$ + B = 1
c) A + $\overline{B}$ = 1 d) A = 1

Q.62 A 4-bit serial –in –parallel –out shift register is used with a feedback as shown in fig.
The shifting sequence is $Q_A \rightarrow Q_B \rightarrow Q_C \rightarrow Q_D$. If the output is 0000 initially, the output repeats after



a) 4 clock cycles b) 6 clock cycles
c) 15 clock cycles d) 16 clock cycles

Q.63 The complement of the Boolean expression F = (X + $\overline{Y}$ + Z)($\overline{X}$ + $\overline{Z}$) (X + Y) is
a) XYZ + X$\overline{Z}$ + $\overline{Y}$ Z
b) $\overline{X}$ Y$\overline{Z}$ + XY + $\overline{X}\overline{Y}$
c) $\overline{X}$ Y$\overline{Z}$ + XZ + $\overline{Y}$ $\overline{Z}$

d) XYZ + $\overline{X}\,\overline{Y}$

Q.64 The Boolean function F(A, B, C, D) = $\sum$ (0,6,8,13,14) with don't care conditions d(A,B,C,D) = $\sum$ (2,4,10) can be simplified to

a) F = $\overline{B}\,\overline{D}$ + C $\overline{D}$ + AB $\overline{C}$

b) F = $\overline{B}\,\overline{D}$ + C $\overline{D}$ + AB $\overline{C}$ D

c) F =A $\overline{B}\,\overline{D}$ + C $\overline{D}$ + AB $\overline{C}$

d) F = $\overline{B}\,\overline{D}$ + C $\overline{D}$ + ABCD

Q.65 For which one of the following ultraviolet light is used to erase the second contents?

a) PROM b) EPROM

c) EEPROM d) PLA

Q.66 Which one of the following is Not a synchronous counter?

a) Johnson counter

b) Ring counter

c) Ripple counter

d) Up-Down counter

Q.67 The circuit shown in the given figure is



a) An AND gate b)An OR gate

c) A XOR gate d) A NAND gate

Q.68 What are the values respectively, of R_1 and R_2 in the expression

$(235)_{R_1} = (565)_{10} = (865)_{R_2}$

a) 8, 16 b) 16, 8

c) 6, 16 d) 12, 8

Q.69 The logic circuit shown converts y_1 . y_2 into :



a) Gray code

b) Excess 3-code

c) BCD

d) Error detecting code

Q.70 In the Karnaugh map shown above, the minimal output X is

	$\overline{C}\,\overline{D}$	$\overline{C}D$	CD	$C\overline{D}$
$\overline{A}\,\overline{B}$	0	0	1	0
$\overline{A}B$	1	1	1	1
AB	1	1	0	0
$A\overline{B}$	0	0	0	0

a) $X = \overline{A}\,\overline{B}CD + \overline{A}\,B + AB\,\overline{C}$

b) $X = B\,\overline{C} + \overline{A}\,B + \overline{A}\,CD$

c) $X = B\,\overline{C}\,\overline{D} + \overline{A}\,B\,\overline{C} + AB\,\overline{C} + \overline{A}\,BC\,\overline{D}$

d) $X = B\,\overline{C} + \overline{A}\,C$

Q.71 2's complement of a given 3 or more bit binary number of non-zero magnitude is the same as the original number if all bits except the

a) MSB are zeros b) LSB are zeros

c) MSB are ones d) LSB are ones.

Q.72 In the figure shown , X_2 X_1 X_0 will be 1's complement of A_2 A_1 A_0 if



a) Y = 0

b) Y = 1

c) $Y=\overline{A}_0=\overline{A}_1=\overline{A}_2$

d) $Y=A_0=A_1=A_2$

Q.73 In a digital system, there are three inputs A, B and C. The output should be high when at least two inputs are high. The Boolean expression for the output is:

a) AB + BC + AC

b) $ABC + AB\overline{C} + \overline{A}BC + A\overline{B}C$

c) $AB\overline{C}+A\overline{B}C+\overline{A}BC$

d) $A\overline{B}+B\overline{C}+\overline{A}C$

Q.74 If $(327)_9 = (x)_5$ then the value of x is given by

a) 327 b) 268

c) 2033 d) 3302

Q.75 Consider the following Boolean function of four variables:

$f(w,x,y,z) = \sum(1,3,4,6,9,11,12,14)$

The function is

a) Independent of one variable

b) independent of two variables

c) Independent of three variables

d) dependent on all the variables.

Q.76 Given f_1, f_3 and f in canonical sum of products form (in decimal) for the circuit

$f_1 = \sum m(4,5,6,7,8)$ $f_3 = \sum m(1,6,15)$

$f = \sum m(1,6,8,15)$

Then f_2 is



a) $\sum m(4,6)$ b) $\sum m(4,8)$

c) $\sum m(6,8)$ d) $\sum m(4,6,8)$

Q.77 Which of the following Maps correctly represents the expression $a\overline{d}+\overline{a}\,\overline{c}+b\overline{c}d$?

a)

	$\bar{c}\bar{d}$	$\bar{c}d$	cd	$c\bar{d}$
$\bar{a}\bar{b}$	×	×		
$\bar{a}b$	×	×		
ab	×	×		×
$a\bar{b}$	×			×

b)

	$\bar{c}\bar{d}$	$\bar{c}d$	cd	$c\bar{d}$
$\bar{a}\bar{b}$	×	×		
$\bar{a}b$	×			
ab	×	×		×
$a\bar{b}$	×	×		×

c)

	$\bar{c}\bar{d}$	$\bar{c}d$	cd	$c\bar{d}$
$\bar{a}\bar{b}$	×	×		
$\bar{a}b$	×	×		×
ab	×	×		×
$a\bar{b}$	×			×

d)

	$\bar{c}\bar{d}$	$\bar{c}d$	cd	$c\bar{d}$
$\bar{a}\bar{b}$	×	×		
$\bar{a}b$	×	×		
ab	×	×		×
$a\bar{b}$	×		×	×

Q.78 The black box in the above figure consists of a minimum complexity circuit that uses only AND, OR and NOT gates. The function f,(x, y, z) = 1 whenever x, y are different and 0 otherwise. In addition the 3 inputs x, y, z are never all the same value. Which one of the following equations leads to the correct design for the minimum complexity circuit?



a) x'y + xy' b) x + yz'

c) x'y'z + xy'z d) xy + y'z + z'

Q.79 When the Boolean function $F(x_1\ x_2\ x_3) = \sum(0,\ 1,\ 2,\ 3) + \sum_{\varphi}(4,5,6,7)$ is minimized, what does one get?

a) 1 b) 0

c) x_1 d) x_3

Q.80 The circuit shown above generates the function of



a) $x \oplus y$ b) 0

c) $x\overline{y}+yx+\overline{y}x$ d) $x.\overline{y}$

Q.81 Which one of the following Boolean expression is **NOT** correct?

a) $\overline{x+y} = \overline{x}\ \overline{y}$ b) $\overline{\overline{x+y}} = \overline{x}.\overline{y}$

c) $\overline{\overline{x}\ \overline{y}} = \overline{x}+\overline{y}$ d) $\overline{\overline{x+y}} = \overline{x}\ \overline{y}$

Q.82 The minimized form of the Boolean expression F(A, B, C) = Π (0, 2, 3) is

a) $A+\overline{B}C$ b) $A+B\overline{C}$

c) $\overline{A}\,\overline{C}+B$ d) $\overline{A}\ \overline{B}\ \overline{C}+\overline{A}B$

Q.83 Consider the following circuit:

Which one of the following gives the function implemented by the MUX-based digital circuit



a) $f = C_2.\overline{C_1}.S+\overline{C_2}.C_1.(\overline{A}+\overline{B})$

b) $f = \overline{C_2}.\overline{C_1}+C_2.C_1+C_2.\overline{C_1}.S+\overline{C_2}.C_1.\overline{AB}$

c) $f = \overline{AB}+S$

d) $f = \overline{C_2}.\overline{C_1}+C_2.\overline{C_1}.S+\overline{C_2}.C_1.\overline{AB}$

Q.84 How many min terms (excluding redundant terms) do minimal switching functionf(v, w, x, y, z) = x + $\overline{y}$z originally have?

a) 16 b) 20
c) 24 d) 32

Q.85 Consider the following circuit: In the circuit TTL circuit, S_2 and S_0 are select lines and X_7 to X_0 are input lines. S_0 and X_0 are LBSs. What is the output Y?



a) Indeterminate b) $A \oplus B$
c) $\overline{A \oplus B}$ d) $C \oplus B \oplus A$

Q.86 To add two m-bit numbers, the required number of half adders is

a) 2m -1 b) $2^m - 1$
c) 2 m + 1 d) 2m

Q.87 For the diode matrix shown in the figure, the output Y1 will be



a) X_0X_2 b) X_1X_3
c) X_1+X_3 d) X_0+X_2

Q.88 Consider the following expressions:

1. Y = f (A, B, C, D) = $\sum$(1, 2, 4, 7, 8, 11, 13, 14)
2. Y = f (A, B, C, D) = $\sum$ (3, 5, 7, 10, 11, 12, 13, 14)
3. Y = f (A, B, C, D) = π(0, 3, 5, 6, 9, 10, 12, 15)
4. Y = f (A, B, C, D) = π(0, 1, 2, 4, 6, 8, 9, 15)

Which of these expression are equivalent to the expression, Y = $A \oplus B \oplus C \oplus D$?

a) 2 and 3 b) 1 and 4
c) 2 and 4 d) 1 and 3

Q.89 In the circuit shown in the figure, Q=0 initially. When clock pulses are applied, the subsequent states of 'Q' will be



a) 1,0,1,0,..... b) 0,0,0,0,.....
c) 1,1,1,1,..... d) 0,1,0,1,.....

Q.90 A divide–by-78 counter can be realized by using

a) 6 nos of mod-13 counters
b) 13 nos of mod-6 counters
c) one mod-13 counter followed by one mod-6 counters
d) 13 nos of mod-13 counters

Q.91 The block diagram shown in the given figure represents



a) Modulo-3 ripple counter.
b) Modulo-5 ripple counter
c) Modulo-7 ripple counter
d) Modulo-7 synchronous counter

Q.92 In a ripple counter, the stage whose output has a frequency equal to $1/8^{th}$ that of the clock signal applied to the first state. The counter is
a) Modulo-8 b) Modulo-6
c) Modulo-64 d) Modulo-16

Q.93 The initial state of MOD-16 DOWN counter is 0110. After 37 clock pulses, the state of the counter will be
a) 1011 b) 0110
c) 0101 d) 0001

Q.94 The circuit given is that of a:



a) Mod-5 counter b) Mod-6 counter
c) Mod-7 counter d) Mod-8 counter

Q.95 The counter shown in the above figure has initially $Q_2Q_1Q_0$=000. the status of $Q_2Q_1Q_0$ after the first pulse is



a) 001 b) 010
c) 100 d) 101

Q.96 What is represented by the digital circuit given above?



a) An SR flip-flop with A = S & B = R
b) A JK flip-flop with A = K & B = J
c) A JK flip-flop with A = J & B = K
d) An SR flip-flop with A = R & B = S

Q.97 Which one of the following is TRUE?
a) Both latch and flip –flop are edge triggered
b) A latch is level triggered and a flip-flop is edge triggered
c) A latch is edge triggered and a flip-flop is level triggered
d) Both latch and flip-flop are level triggered

Q.98 In fig, U1 is a 4-bit binary synchronous counter with synchronous clear. Q_0 is the LSB and Q_3 is the MSB of the output. The circuit shown in fig represents a



a) mod 2 counter b) mod 3 counter
c) mod 4 counter d) mod 5 counter

Q.99 For a six ladder D/A converter which has digital input of 101001, the analog value is (assume 0=0V and 1 = +10V)
a) 0.423 b) 0.552
c) 6.41 d) 0.923

Q.100 In a 4-bit weighted-resistor D/A converter, the resistor value corresponding to LSB is 16 kW. The resistor value corresponding to the MSB will be
a) 1 k Ω b) 2 k Ω
c) 4 k Ω d) 16 k Ω.

Q.101 The resolution of an-n-bit D/A converter with a maximum input of 5 V is 5 mV, The value of `n` is

a) 8 b) 9
c) 10 d) 11

Q.102 Match List I with List II and select the correct answer using codes given below the lists:

List I
(Types of A/D converters)

1. Fixed conversion time; depends on the no. bits
2. High speed operation
3. Conversion time dependent on amplitude

List II
(Properties of A/D converters)

A. Dual Slope
B. Counter-Ramp
C. Successive Approximation
D. Simultaneous
4. Large conversion time

Codes:

	A	B	C	D
a)	3	2	1	4
b)	2	3	4	1
c)	3	4	1	2
d)	4	1	2	3

Q.103 For a logic family

V_{OH} is the minimum output high level voltage
V_{OL} is the maximum acceptable input low level voltage
V_{IH} is the minimum acceptable input high level voltage
V_{IL} is the maximum acceptable input low level voltage
The correct relationship among these is:

a) $V_{IH} > V_{OH} > V_{IL} > V_{OL}$
b) $V_{OH} > V_{IH} > V_{IL} > V_{OL}$
c) $V_{IH} > V_{OH} > V_{OL} > V_{IL}$
d) $V_{OH} > V_{IH} > V_{OL} > V_{IL}$

Q.104 The figure of merit of a logic family is given by

a) Gain × bandwidth
b) Propagation delay time × power dissipation
c) Gain out × propagation delay time
d) Noise margin × power dissipation

Q.105 Match List I (Logic gates) with List I (Operation) and select the correct answer using codes given below the lists:

List I(Logic Gates)

(A) TTL
(B) ECL
(C) HTL
(D) CMOS

List II(Operation)

1.More logical swing
2.Low power dissipation
3.Current hogging
4. NOR/OR output
5. Totem-pole output

Code:	A	B	C	D
a)	3	2	5	1
b)	3	2	4	5
c)	2	3	4	5
d)	5	4	1	2

Q.106 Match List I with List II and select the correct answer using the codes given below the lists :

List I

A. TTL
B. ECL
C. MOS
D.CMOS

List II

1. Low propagation delay
2. Low power consumption
3. Higher packing density on Si wafer
4. Saturated bipolar logic High fan out

Codes:	A	B	C	D
a)	4	1	3	2
b)	5	3	2	1
c)	4	3	2	1
d)	5	1	3	2

Q.107 Consider the following statements in respect of ECL gate:

1. Its switching speed is high
2. It provides OR and NOR logic operations
3. Its power dissipation is small as compared to other logic gates
4. Its logic levels are compatible with other logic family gates

Which of these statements are correct?

a) 1 and 2 b) 1, 2 and 3
c) 1, 2 and 4 d) 3 and 4

Q.108 The above-shown NMOS circuit is a gate of the type



a) NAND b) NOR
c) AND d) EXCLUSIVE-OR

Q.109 Consider the following statements:

1. TTL has high switching speed and good fan-out capability.
2. ECL has the least propagation delay.
3. I^2L uses multi-collector transistors.

Which of the following statements is correct?

a) 1. 2 and 3 b) 2 and 3
c) 1 and 3 d) 1 and 2

Q.110 The open collector output of two 2-input NAND gates are connected to a common pull-up resistor. If the inputs of the gates are A, B and C,D respectively, the output is equal to

a) $\overline{A.B} \cdot \overline{C.D}$ b) $\overline{A.B} + \overline{C.D}$
c) $A.B + C.D$ d) $A.B \cdot C.D$

Q.111 Match list-I (type of gates) with list-II (values of propagation delay) and select the correct answer using the codes given below the lists:

List-I (type of gates)	**List-II (values of propagation delay)**
A. ECL	1) 5ns
B. TTL	2) 20 ns
C. CMOS	3) 100 ns
D. NMOS	4) 1 ns

Codes:	**A**	**B**	**C**	**D**
a)	1	4	3	2
b)	4	1	3	2
c)	1	4	2	3
d)	4	1	2	3

Q.112 The noise margin of a digital IC is the

a) Maximum frequency of extraneous voltage that does not cause a gate to change its state
b) Maximum extraneous voltage that does not cause a gate to change its state
c) Thermal noise voltage which causes a gate to change its state
d) Minimum frequency of extraneous voltage that cause a gate to change its state

Q.113 A 4-bit twisted Ring counter is loaded with an initial value of 1000. Clock pulses are applied to its clock input. The state of the counter at the end of 4^{th} clock pulse is

a) 0001 b) 1000
c) 1111 d) 0111

ANSWER KEY (DIGITAL):

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
(b)	(b)	(c)	(d)	(c)	(c)	(b)	(c)	(b)	(d)	(c)	(a)	(d)	(b)	(b)
16	**17**	**18**	**19**	**20**	**21**	**22**	**23**	**24**	**25**	**26**	**27**	**28**	**29**	**30**
(b)	(c)	(c)	(c)	(d)	(b)	(c)	(c)	(c)	(c)	(b)	(a)	(b)	(d)	(a)
31	**32**	**33**	**34**	**35**	**36**	**37**	**38**	**39**	**40**	**41**	**42**	**43**	**44**	**45**
(d)	(a)	(d)	(d)	(c)	(c)	(b)	(b)	(b)	(d)	(b)	(d)	(b)	(c)	(c)
46	**47**	**48**	**49**	**50**	**51**	**52**	**53**	**54**	**55**	**56**	**57**	**58**	**59**	**60**
(c)	(a)	(c)	(b)	(b)	(c)	(c)	(d)	(b)	(c)	(b)	(c)	(b)	(c)	(c)
61	**62**	**63**	**64**	**65**	**66**	**67**	**68**	**69**	**70**	**71**	**72**	**73**	**74**	**75**
(c)	(b)	(c)	(b)	(b)	(c)	(b)	(b)	(a)	(b)	(a)	(b)	(a)	(c)	(b)
76	**77**	**78**	**79**	**80**	**81**	**82**	**83**	**84**	**85**	**86**	**87**	**88**	**89**	**90**
(c)	(a)	(a)	(a)	(a)	(d)	(a)	(d)	(c)	(b)	(a)	(c)	(d)	(a)	(c)
91	**92**	**93**	**94**	**95**	**96**	**97**	**98**	**99**	**100**	**101**	**102**	**103**	**104**	**105**
(c)	(a)	(d)	(a)	(c)	(c)	(b)	(c)	(c)	(b)	(c)	(c)	(b)	(b)	(d)
106	**107**	**108**	**109**	**110**	**111**	**112**	**113**							
(a)	(a)	(a)	(a)	(a)	(b)	(b)	(d)							

EXPLANATIONS

Q.1 (b)



Q.2 (b)

The expression for output is given by

$$F = \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}$$

$$\Rightarrow F = \bar{A}C\left(\bar{B}+B\right) + A\bar{C}\left(\bar{B}+B\right)$$

$$\Rightarrow F = \bar{A}C + A\bar{C}$$

$$\Rightarrow F = A \oplus C$$

Q.3 (c)

Q.4 (d)

V_{i1}	V_{i2}	T_1	T_2	T_3	V_O
0	0	OFF	OFF	ON	0
0	1	OFF	ON	OFF	V_{cc}
1	0	ON	OFF	OFF	V_{cc}
1	1	ON	ON	OFF	V_{cc}

Q.5 (c)

Clk	Q_3	Q_2	Q_1	Q_0
0	0	1	1	0
1	1	0	1	1
2	0	1	0	1
3	1	0	1	0

Q.6 (c)

Dividing 5 by 2

2	5	
2	2	1
2	1	0
	0	1

Now, multiplying .375 by 2

$$0.375 \times 2 = 0.75 \quad \rightarrow 0$$
$$0.75 \times 2 = 1.50 \quad \rightarrow 1$$
$$0.50 \times 2 = 1.00 \quad \rightarrow 1$$
$$\therefore \quad (5.375)_{10} = (101.011)_2$$

Q.7 (b)

Dual slope integration type A to D converters is of slow speed and has a very good accuracy.

Q.8 (c)

Q.9 (b)

Q.10 (d)

ECL is non-saturated logic family

Q.11 (c)

Clk	J_1	K_1	Q_1	J_2	K_2	Q_2
0	1	1	0	0	1	0
1	1	1	1	1	1	0
2	0	1	0	0	1	1
3	1	1	0	0	1	0
4	1	1	1	1	1	0

As there are 3 different states of Q_1Q_2 i.e. 00, 10 & 01 therefore it is a MOD-3 counter.

Q.12 (a)

Q.13 (d)

$$37.4_8 = 011111.100_2$$

Q.14 (b)

In BCD code

$$1 \Rightarrow 0001$$
$$2 \Rightarrow 0010$$
$$5 \Rightarrow 0101$$
$$\therefore \quad 125 = (000100100101)_{BCD}$$

Q.15 (b)

$$50\text{mV} = \frac{10\text{V}}{2^n - 1}$$

$\Rightarrow \quad 2^n = 199$

$\therefore \quad n = 8\text{bits}$

Q.16 (b)

Q.17 (c)



Q.18 (c)

Q.19 (c)

8	375	
8	46	7
8	5	6
	0	5

$\therefore (375)_{10} = (567)_8$

Q.20 (d)

In modulo 1024 counter there will be 10 flip flops. For ripple counter

$T_{Clk} \geq 10t_{pd}$

$\therefore \quad t_{pd} \leq \frac{T_{Clk}}{10} = 10^{-7} = 10\text{nsec}$

Q.21 (b)

Q.22 (c)

$\frac{T_{ON}}{T_{Clk}} = 40\% = 0.4$

The second flip flop will operate when clk goes low & before this the combinational should produce its final output .e.$T_{ON} \geq 10\text{nsec}$.

$\frac{T_{ON}}{T_{Clk}} = 40\% = 0.4$

$\Rightarrow T_{Clk} = \frac{T_{ON}}{0.4} = \frac{1}{40 \times 10^6}$

$f_{Clk} = 40\text{MHz}$

Q.23 (c)



Q.24 (c)

For NOR gate the truth table is

A	B	Y
0	0	1
0	1	0

Therefore output is complement of B.

Q.25 (c)

$(ABCD + \overline{ABCD}) = 1$

Q.26 (b)

Q.27 (a)

The modulo count for 10 flip-flops is 1024 i.e. after every 1024 clock pulses the counter will be reset. It will reset again after 2048 clk pulses.

$2060 - 2048 = 12$ therefore the count will be 000 000 1100

Q.28 (b)

$T_{Clk} \geq nt_{pd}$

$\Rightarrow n \leq \frac{T_{Clk}}{t_{pd}}$

$\Rightarrow n \leq 8.33$

Considering $n = 8$, the modulo count is

$2^8 = 256$

Q.29 (d)

In successive approximate type ADC the number of clock cycles required for conversion is equal to the number of bits.

Q.30 (a)

Q.31 (d)

Q.32 (a)

$$\text{Analog}\frac{o}{p} = \text{resolution} \times \text{decimal equivalent of digital i / p}$$

$$10\text{mA} = \text{resolution} \times 20$$

$$\therefore \quad \text{resolution} = 0.5\text{mA}$$

$$\text{Analogo / p} = 0.5\text{mA} \times 29 = 14.5\text{mA}$$

Q.33 (d)

For the above purpose the flip flop must be edge triggered.

Q.34 (d)

$$6_8 = 110_2$$

$$3_8 = 011_2$$

$$\therefore \quad 66.3_8 = 110110.011_2$$

Q.35 (c)

Q.36 (a)

While finding dual, OR operator is replaced with AND operator & vice versa.

Q.37 (b)

Clk	Q_3	Q_2	Q_1	Q_0
0	0	1	0	1
1	0	1	1	0
2	0	1	1	1
3	1	0	0	0
4	1	0	0	1
5	1	0	1	0
6	1	0	1	1
7	1	1	0	0
8	1	1	0	1
9	1	1	1	0
10	0	1	0	1

Q.38 (b)

Clk	Q_3	Q_2	Q_1	Q_0
0	1	0	1	0
1	1	1	0	1
2	0	1	1	0
3	0	0	1	1
4	0	0	0	1
5	1	0	0	0
6	0	1	0	0
7	1	0	1	0

Q.39 (b)

$$F = \overline{A}\overline{B}C + \overline{A}B.1 + A\overline{B}1 + AB.1$$

$$\Rightarrow \quad F = \overline{A}\overline{B}C + \overline{A}B + A\left(\overline{B} + B\right)$$

$$\Rightarrow \quad F = \overline{A}\overline{B}C + \overline{A}B + A$$

$$\Rightarrow \quad F = A + B + C$$

Q.40 (d)

$$V_0 = -\frac{100}{800}\left(5 + 2\times5 + 4\times0 + 8\times5\right)$$

$$= -6.875\text{V}$$

Q.41 (b)

$$S = A \otimes B$$

An XOR gate will be implemented using 4 NAND gates.

Q.42 (d)

$$V_r = \text{resolution} \times \text{decimal equivalent of digital i / p}$$

$$1\text{V} = \text{resolution} \times 50$$

$$\therefore \quad \text{resolution} = 20\text{mV}$$

$$\text{Full scale output} = 20\text{mV} \times \left(2^8 - 1\right) = 5.10\text{V}$$

Q.43 (b)

Q.44 (c)

Q.45 (c)

$$f_{out} = \frac{f_{clk}}{2^6} = 15.625\text{KHz}$$

Q.46 (c)



Q.47 (a)

$$\%\ \text{resolution} = \frac{1}{2^n - 1} = \frac{0.4}{100}$$

$\therefore\ n = 8\text{bits}$

Q.48) (c)

Q.49 (b)

$3\times512 + 7\times64 + 5\times8 + 3$

$= 3\times8^3 + 7\times8^2 + 5\times8 + 3$

This is the expansion of $(3753)_8$

$= (011111101011)_2$

Q.50 (b)

Q.51 (c)

Quantization error is equal to 1 LSB i.e. resolution.

Q.52 (c)

Q.53 (d)

Q.54 (b)

$+19 = 00010011$

$-19 = 11101101$

(by taking 2's complement)

Q.55 (c)

Q.56 (b)

$x = (C + D)' + A'CD' + AB'C' + A'B'CD + ACD'$

$x = C'\ D' + AB'C' + A'B'CD + (A + A')CD'$

$x = AB'C' + A'B'CD + (C + C')\ D'$

$x = AB'C' + (A'B'CD + D')$

$x = AB'C' + A'B'C + D'$

Q.57 (c)

$11101101111010 = 0011 \rightarrow 31011$

$\rightarrow B0111 \rightarrow 71010 \rightarrow A$

Q.58 (b)

$1024 = 2^{10}$ hence there are 10 address lines.

Q.59 (c)

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$Y = (\overline{A} + B + \overline{C})(\overline{A} + \overline{B} + C)$

$= \overline{A}(B + \overline{C})(\overline{B} + C)$

$Y = \overline{A}.(\overline{B}\overline{C} + BC) = \overline{A}.B\,e\,C$

Q.60 (c)

$$\text{Fanout high} = \frac{I_{OH}}{I_{IH}} = \frac{40\mu A}{2\mu A} = 20$$

$$\text{Fanout low} = \frac{I_{OL}}{I_{IL}} = \frac{8mA}{0.36mA} = 22$$

Fanout is the minimum of both i.e. 20

Q.61 (c)

$A(A + \overline{B}\overline{C} + C) + \overline{B}(\overline{C} + \overline{A} + BC)$

$(A + \overline{B}C + A\overline{C}) = 1$

If $C = \overline{A}$

$A(A + \overline{B}\overline{A} + \overline{A}) + \overline{B}(A + \overline{A} + B\overline{A})$

$(A + \overline{B}\overline{A} + AA) = 1$

$A(1) + \overline{B}(1)(A + \overline{B}) = 1$

$A + A\overline{B} + \overline{B} = 1$

$A + \overline{B} = 1$

Q.62 (b)

Clk	Q_A	Q_B	Q_C	Q_D
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	0	1	1	0
4	0	0	1	1
5	0	0	0	1
6	0	0	0	0

Therefore output repeats after 6 clock pulses.

Q.63 **(c)**

Q.64 **(b)**



$F = \overline{B}\,\overline{D} + C\overline{D} + AB\overline{C}D$

Q.65 **(b)**

An EPROM can be erased by exposing it to strong ultraviolet light source (such as from a mercury-vapor light).

Q.66 **(c)**

Q.67 **(b)**

Q.68 **(b)**

$R_1 > R_2$ so option b or d is correct.

$(235)_{16} = 5 + 3\times16 + 2\times256$

$= (565)_{10}$

$(865)_8 = 5 + 6\times8 + 8\times64 = (565)_{10}$

Q.69 **(a)**

Q.70 **(b)**

Q.71 **(a)**

Q.72 **(b)**

$A \oplus 1 = \overline{A}$

Q.73 **(a)**

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$Y = AB + BC + AC$

Q.74 **(c)**

$(327)_9 = (268)_{10} = (2033)_5$

Q.75 **(b)**



$f = xz' + x'z$

Q.76 **(c)**

Q.77 **(a)**

Q.78 **(a)**

x	y	z	f
0	0	0	x
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	x

Solving for f using K-map we get

$f = x'y + xy'$

Q.79 **(a)**

Q.80 **(a)**



Q.81 **(d)**

$\left(\overline{\overline{x} + \overline{y}}\right) = \overline{\overline{x}}.\overline{\overline{y}} = x.y$

Q.82 (a)



Q.83 (d)

$$f = \overline{C_2}\overline{C_1}.1 + \overline{C_2}C_1\left(\overline{A}+\overline{B}\right) + C_2\overline{C_1}S + C_2C_1.0$$

$$\Rightarrow \quad f = \overline{C_2}\overline{C_1} + \overline{C_2}C_1\left(\overline{AB}\right) + C_2\overline{C_1}S$$

Q.84 (c)

In canonical SOP form f can be written as

$$f = x\left(v+\overline{v}\right)\left(w+\overline{w}\right)\left(y+\overline{y}\right)\left(z+\overline{z}\right) + \overline{y}z$$

$$\left(v+\overline{v}\right)\left(w+\overline{w}\right)\left(x+\overline{x}\right)$$

Solving this there will be 24 min terms

Q.85 (b)

In TTL logic gate the floating input is considered as logic 1 therefore $S_2 = 1$

.

S_2	S_1	S_0	Y
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

From the truth table the expression for Y is

$$Y = S_1 \oplus S_0 = A \oplus B$$

Q.86 (a)

Q.87 (c)

Q.88 (d)

Q.89 (a)

Q.90 (c)

When MOD-M & MOD-N counters are cascaded the resulting counter is MOD-MN counter

Q.91 (c)

Different clock pulse is applied to different flip flops hence it is a ripple counter.

Q.92 (a)

In MOD-N counter the output frequency is $f_{out} = f_{Clk} / N$

Q.93 (d)

After 16 & 32 clock pulses the counter will come to its initial stage i.e. 0110

Clk	Q_3	Q_2	Q_1	Q_0
32	0	1	1	0
33	0	1	0	1
34	0	1	0	0
35	0	0	1	1
36	0	0	1	0
37	0	0	0	1

Q.94) (a)

The counter in the figure is 3 bit ripple UP counter & it will reset when count is 101 hence it is a MOD-5 counter.

Q.95 (c)

Here $J_2 = \overline{Q_1}, K_2 = Q_0$

Clk	J_2	K_2	J_1	K_1	J_0	K_0	Q_2	Q_1	Q_0
0	1	0	0	1	0	1	0	0	0
1							1	0	0

Q.96 (c)

$$T = A\overline{Q} + BQ$$

Now for T flip flop the characteristics equation is

$$Q_{n+1} = T\overline{Q} + \overline{T}Q$$

$$\Rightarrow \quad Q_{n+1} = \left(A\overline{Q} + BQ\right)\overline{Q} + \overline{\left(A\overline{Q} + BQ\right)}Q$$

$$\Rightarrow \quad Q_{n+1} = A\overline{Q} + \left(\overline{A}+Q\right)\left(\overline{B}+\overline{Q}\right)Q$$

$$Q_{n+1} = A\overline{Q} + \overline{B}Q$$

It is similar to characteristics equation of JK flip flop if J=A & K=B

Q.97 (b)

Q.98 (c)

Clk	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1 (counter will reset)	0	0

There are 4 different counts hence it is a
MOD-4 counter

Q.99 (c)

$$\text{Ana log output} = \text{resolution} \times \text{decimal equivalent of digital input}$$

$$\text{Ana log output} = \frac{10}{2^6} \times 41 = 6.41\text{V}$$

Q.100 (b)

Q.101 (c)

$$\text{Resolution} = \frac{\text{full scale output}}{2^n - 1}$$

$$\Rightarrow \quad 5\text{mV} = \frac{5\text{V}}{2^n - 1}$$

$$\Rightarrow \quad 2^n - 1 = 1000$$

$$\Rightarrow \quad n = 10$$

Q.102 (c)

Converter	**Maximum Time**
Simultaneous	No clock pulse require
Successive Approximation	$n \times T_{Clk}$
Counter-Ramp	$2^n \times T_{Clk}$ (Conversion time depends on amplitude)
Dual Slope	$2^{2n} \times T_{Clk}$ (Slowest)

Q.103 (b)

Q.104 (b)

Q.105 (d)

Current hogging is the problem of DCTL family.

Q.106 (a)

Q.107 (a)

It has highest power dissipation & its logic levels are not compatible to other logic gates.

Q.108 (a)

A	B	T_2	T_3	Y
0	0	OFF	OFF	1
0	1	OFF	ON	1
1	0	ON	OFF	1
1	1	ON	ON	0

Q.109 (a)

Q.110 (a)

With open collector output a TTL NAND gate perform wired AND operation.

Q.111 (b)

Q.112 (b)

Q.113 (d)

The truth table of twisted ring counter is

Clk	Q_3	Q_2	Q_1	Q_0
0	1	0	0	0
1	1	1	0	0
2	1	1	1	0
3	1	1	1	1
4	0	1	1	1

ASSIGNMENT QUESTIONS (MICROPROCESSOR)

Q.1 In an 8085 microprocessor system with memory mapped I / O

1) I / O devices have 16-bit addresses
2) I / O devices are accessed using IN and OUT instructions
3) There can be a maximum of 256 input devices and 256 output devices
4) Arithmetic and logic operations can be directly performed with the I / O data.

Select the correct answer using the codes given below:

a) 1, 2 and 4 b) 1, 3 and 4
c) 2 and 3 d) 1 and 4

Q.2 An 'Assembler' for a microprocessor is used for

a) assembly of processors in a production line
b) creation of new programs using different modules
c) translation of a program from assembly language to machine language
d) translation of a higher level language into English text

Q.3 An I/O processor control the flow of information between

a) Cache memory and I / O devices
b) Main memory and I / O devices
c) Two I / O devices
d) Cache and main memories

Q.4 An instruction used to set the carry Flag in a computer can be classified as

a) data transfer
b) arithmetic
c) logical
d) program control

Q.5 The following program is run on an 8085 microprocessor,

Memory address in Hex	Instruction
2000	LXI SP, 1000
2003	PUSH H
2004	PUSH D
2005	CALL 2050
2008	POP H
2009	HLT

As the completion of execution of the program, the program counter of the 8085 contains ……., and the stack pointer contains ……..

a)2050, OFFC b)200A, OFFE
c)1025, OCCF d)1025, OCCF

Q.6 A 32 bit microprocessor has the word length equal to

a) 2 bytes b) 1 byte
c)4 bytes d) 8 bytes

Q.7 The data bus in 8080A / 8085 microprocessor is a group of

a) Eight bidirectional lines that are used to transfer 8 bits between the microprocessor and its I / O and memory.
b) Eight lines used to transfer data among the registers
c) Eight unidirectional lines that are used for I / O devices.
d) Sixteen bidirectional lines that are used for data transfer between the microprocessor and memory

Q.8 Consider the following connection to memory. The accessible range of address from the memory is



a) 0000 – 0FFF b) IFFF – 4FFF
c) 0000 – FFFF d) 0000 – 4FFF

Q.9 Consider the following set of instructions:
STC
CMC
MOV A, B
RAL
MOV B, A
This set of instructions
a) doubles the number in Register by B
b) Divides the number in Register by 2.
c) multiples B by A
d) Adds A and B.

Q.10 The range of the address of the RAM which is interfaced to a microprocessor as shown in Fig. is



a)1400-17FF b) E400-EFFF
c) F000-F3FF d) F400-F7FF

Q.11 After the execution of the following program in the 8085 microprocessor, the contents of the accumulator are

Address	Code	Mnemonics
203A	3E 20	MVI A, 20H
203C	2A 3A 20	LHLD 203AH
203F	86	ADD M
2040	76	HLT

a) 20H b) 40H
c) 5EH d) 7CR

Q.12 In the register indirect addressing mode of 8085 microprocessor, data is stored
a) at the address contained in the register pair
b) in the register pair
c) in the accumulator
d) in a fixed location of the memory

Q.13 The Bit position of AC flag in flag register is-
a) D2 b) D4
c) D6 d) D7

Q.14 In which arithmetic operation CY flag do not affect even if result is larger than 8 bit
a) INR B b) ADD A, B
c) SUB A, B d) None

Q.15 A stack means
a) an 8 bit register in microprocessor
b) a 16 bit memory address in memory
c) a 16 bit register in microprocessor.
d) a set of memory location in memory reserved for storing information temporarily.

Q.16 RIM instruction
a) checks pending interrupts
b) sets the interrupt mask
c) resets the RST interrupt
d) none of above

Q.17 A signal generated by microprocessor to provide timing of various operation is transmittedthrough
a) Address bus.
b) Data bus
c) Control bus
d) in built signal no need to transmit

Q.18 On execution of RAL-
a) Each bit is shifted right to the adjacent position bit Do becomes Dy
b) Each bit is shifted right to adjacent position bit Do becomes

the carry bit and carry bit is shifted into DT
c) Each bit is shifted to adjacent left position. Bit DT becomes Do
d) Each bit is shifted to the adjacent left position. Bit DT becomes the carry bit and the carry bit is shifted into Do

Q.19 An arithmetic operation in the 8085 microprocessor sets the sign and parity flags. The contents of the accumulator after the execution of the operation can be
a) 1011 0100 b) 0010 1101
c) 1010 1101 d) 0110 0111

Q.20 An instruction of the 8085 microprocessor that requires both memory read and memory write machine cycles is
a) MVI M, 8F b) LHLD 8088
c) RST 1 d) ADD M

Q.21 The duration of one T-state in the 8085 microprocessor that uses a crystal of 5.00 MHz is
a)0.2μs b)0.4 μs
c)2.5μs d)5.0 μs

Q.22 Intel's 8085 microprocessor chip contains
a) seven 8 bit registers
b) 8 seven bits registers
c) seven 7 bit registers
d) eight 8 bit registers.

Q.23 The number of hardware interrupts (which require an external signal to interrupt) present in 8085 microprocessor are
a) 1 b) 4
c) 5 d) 13

Q.24 Highest priority interrupt is
a) INTR b)RST 7.5
c) RST 6.5 d)TRAP

Q.25 One instruction cycle means
a) Time require to execute set of instructions
b) Time require to execute one instruction
c) Time require to complete one operation of accessing memory, or I/o
d) None of above

Q.26 If the clock frequency is 5 MHz, how much time is required to execute on instruction of 18T states
a)3.6 μsec. b) 3.6 msec.
c) 0.36 μsec. d) 36 μsec.

Q.27 In data transfer operation which flag gets affected
a)Zero flag b)Carry flag
c)Sign flag. d) None

Q.28 CMP instruction comes under group
a)Data transfer
b)Branching operations
c) Machine control operation
d) Logical operations

Q.29 The logic operation
a) are performed in relation to content of Accumulator
b) can be performed directly with content of the register.
c) are performed without content of a
d) none of above.

Q.30 What happen when PUSH instruction executed
a) data retrieved from stack to register
b) data from register saved on the stack.
c) 16 bit address of instruction saved on stock.
d) 16 bit address from stock retrieved

Q.31 SIM stands for
a) serial interface memory
b) set interrupt mask
c) set if minus
d) set internal memory

Q.32 Maximum clock frequency required to operate 8085
a)2 MHz b) 3 MHz
c) 6 MHz d) 9 MHz

Q.33 In memory mapped I/O address lines are
a) 8 b) 16
c) 32 d) 64

Q.34 The parity bit adding technique is used for
a)Indexing b)Coding
c)Error detection d)Controlling

Q.35 While executing program microprocessor checks INTR line clearing
a)each instruction
b) after interval of two instruction
c) after a subroutine
d) at the end of program.

Q.36 In a microprocessor the register which holds the address of the next instruction to be fetched is
a)Accumulator
b) Program counter
c) Stack pointer
d) Instruction register

Q.37 The content of the accumulator of 8085 microprocessor after execution of the following instructions will be
MVI A, A7H
ORA A
RLC
a) FF H b) 4F H
c) 3F H d) CE H

Q.38 When the 8085 receives an interrupt on its INTR pin,
a) the program is directly transferred to a fixed call location
b) 8085 waits till an interrupt acknowledgement is received and transfers program to a fixed call location.
c) the call location is determined by an external device
d) the program is transferred to a call location indicated by HL register pair.

Q.39 When a microprocessor interfaces with a peripheral or memory device, the normal timing of the microprocessor may need to be altered by introducing _____
a) Latching
b) Wait states
c) Tristate logics
d) None of the above

Q.40 A microprocessor with 12-bit address bus will be able to access kilobytes of memory
a) 0.4 b) 2
c) 10 d) 4

Q.41 A 'DMA' transfer implies
a) Direct transfer of data between memory and accumulator
b) Direct transfer of data between memory & I/O devices without the use of µp
c) Transfer of data exclusively within µp registers
d) A fast transfer of data between µp registers

Q.42) In microcomputer, WAIT states are used to
a) Make the processor wait during a DMA operation
b) Make the processor wait during a power interrupt processing
c) Make the processor wait during a power shutdown
d) Interface slow peripherals to the processor

Q.43 A microprocessor has 24 address lines. The maximum amount of memory that can be interfaced to this microprocessor is
a) 2 MB b) 4 MB
c) 16 MB d) 8 MB

Q.44 TRAP, HOLD and RESET inputs to 8085 are activated simultaneously. The system response is

a) System is reset
b) System does a DMA operation and is then RESET
c) System branches to TRAP ISR and is then RESET
d) System responds to all the inputs in the order: TRAP, HOLD, RESET

Q.45 A memory system of size 16K bytes is required to be designed using memory chips which have 12 address lines & 4 data lines each. The number of such chips required to design the memory system is

a)2 b)4
c)8 d)16

Q.46 The total number of memory accesses involved (inclusive of the op-code fetch)when an 8085 processor executes the instruction LDA 2003 is

a)1 b)2
c)3 d)4

Q.47 Which one of the following statements about the 8085 is TRUE?

a) Only accumulator can be loaded with an 8-bit number in a single instruction.
b) The processor can be interrupted even after it executes HLT instruction.
c) When HOLD input is activated, the processor can execute register-to-register instructions.
d) The program and data memories are separate.

Q.48 The contents of the HL register pair after the execution of the following program on the 8085 are

LXI H, 2095H
LXI B, 8FBFH
PUSH B
XTHL
POPH
HLT

a) 2095 H b) 20BFH
c) 8F95H d) 8FBFH

Q.49 The fig shows an interfacing circuit for the 8085 microprocessor to read an 8-bit data from an external device. The appropriate instruction for reading the data is



a) MVI A, FAH b) IN FAH
c) IN FFFAH d) LDA FFFAH

Q.50 Consider the following connection to memory. The accessible range of address from the memory is



a) 0000 – 0FFF b) IFFF – 4FFF
c) 0000 – FFFF d)0000-4F

ANSWER KEY (MICROPROCESSOR):

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
(d)	(c)	(b)	(c)	(b)	(c)	(a)	(a)	(a)	(c)	(b)	(b)	(b)	(a)	(d)
16	**17**	**18**	**19**	**20**	**21**	**22**	**23**	**24**	**25**	**26**	**27**	**28**	**29**	**30**
(a)	(c)	(d)	(a)	(a)	(b)	(d)	(c)	(d)	(b)	(a)	(d)	(d)	(a)	(b)
31	**32**	**33**	**34**	**35**	**36**	**37**	**38**	**39**	**40**	**41**	**42**	**43**	**44**	**45**
(b)	(b)	(b)	(c)	(a)	(b)	(b)	(b)	(b)	(d)	(b)	(d)	(c)	(a)	(c)
46	**47**	**48**	**49**	**50**										
(d)	(b)	(a)	(b)	(a)										

EXPLANATIONS

Q.1 (d)

Statements 2 & 3 are false

2) IN and OUT instructions are not used with memory mapped I/O scheme.
3) The number of input output devices can exceed 256 in memory mapped I/O scheme.

Q.2 (c)

Assembler is a computer program which translates from assembly language to machine language format.

Q.3 (b)

I/O processor controls the flow of information between Main memory and I/O devices.

Q.4 (c)

Logical instructions are used to set the carry flag.

Q.5 (b)

LXI SP, 1000 ; SP ← 1000
PUSH H ; SP ← SP – 2 = OFFE
PUSH D ; SP ← SP – 2 = OFFC
CALL 2050 ; SP ← SP – 2 = OFFA

Program execution is transformed to subroutine and after the execution of RET it is returned to current program and

SP ← SP + 2 = OFFC
POP H SP ← SP + 2 = OFFE
HLT PC ← 200A

Q.6 (c)

1 byte =8 bits
32 bits = 4 byte

Q.7 (a)

Data bus is bidirectional used to transfer 8-bits between microprocessor and its I/O and memory.

Q.8 (a)

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	⇒ 0000H
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	⇒ OFFFH

0000H – OFFFH

Q.9 (a)

STC CY ← 1
CMC CY ← 0
MOV A, B A ← B

RAL Rotate accumulator left without carry. This doubles ACC content.

MOV B, A B ← A

Q.10 (c)

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	1	1	1	1	1	1	1	1	1	1

F000 – F3FF

Q.11 (b)

MVI A, 20H A ← 20
LHLD 203AH L ← 3EH ← 20

ADD MA ← A + (HL) = 20H + 20H = 40H
HLT STOP

Q.12 (b)

In register indirect addressing mode the operand in the instruction is address which is stored in register pair.

e.g. LXI, STAX, LDAX

Q.13 (b)

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
S	Z	X	AC	X	P	X	CY

Q.14 (a)

Let $B \leftarrow FF = 11111111$

INR B $\quad B \leftarrow FF + 1 = 00$

$CY \leftarrow 0$

Q.15 (d)

Stack is a set of memory location in memory reserved for storing information temporarily

Q.16 (a)

RIM instruction is used to read the status of interrupts 7.5, 6.5, 5.5.

Q.17 (c)

All the timing signals are transmitted through control bus.

Q.18 (d)

RAL $\rightarrow$ Rotate Accumulator left through carry.

Bit D_7 is of Accumulator is placed in CY flag and the carry flag is placed in LSB (D_0)

Q.19 (a)

Only in case the content of accumulator is 10110100 the sign and parity flags will be set. When MSB is 1 sign flag is set which indicates a negative number and if the number of 1's are even then parity flag is set.

Q.20 (a)

MVI M, 8 F

This instruction requires Fetch, Read, write machine cycles.

Q.21 (b)

$$\text{Clock freq} = \frac{\text{crystal freq}}{2}$$

$$f = \frac{5}{2}\text{MHz} = 2.5\text{MHz}$$

$$T = \frac{1}{f} = \frac{1}{2.5}\mu s = 0.4\mu s$$

Q.22 (d)

8085 microprocessor has 8 eight bit registers. They are A, B, C, D, E, H, L Flag register.

Q.23 (c)

There are 5 hardware interrupts: Trap, RST 7.5, RST 6.5, RST 5.5 INTR

Q.24 (d)

TRAP is the highest priority interrupt.

Q.25 (b)

Time required to execute one instruction is called instruction cycle Range:1 Machine cycle to 5 machine cycles

Q.26 (a)

$$1T\text{state} = \frac{1}{f} = \frac{1}{5}\mu s = 0.2\mu s$$

$$18 \text{ T state } 18 \times 0.2\mu s = 3.6\mu s$$

Q.27 (d)

Data transfer operation doesn't affect any flag

Q.28 (d)

CMP instruction comes under Logical operation. The content of operand is compared with accumulator.

Q.29 (a)

All the logical operations are performed in relation to the content of Accumulator.

Q.30 (b)

Using PUSH instruction data from register is saved on the stack .SP is determined by 2

Q.31 (b)

SIM $\rightarrow$ Set Interrupt Mask

Q.32 (b)

Crystal frequency =6MHz

$$\text{Clock frequency} = \frac{\text{crystal freq}}{2}$$
$$= 3\text{MHz}$$

Q.33 (b)
There are 16 address lines in memory mapped I/O whereas 8 address lines are provided for I/O mapped I/O.

Q.34 (c)
Parity bit adding technique is used for Error detection.

Q.35 (a)
Microprocessor checks INTR line after each instruction for any external interrupt.

Q.36 (b)
Program Counter holds the address of the next instruction to be fetched.

Q.37 (b)
MVI A, A 7H ; A ← A7
ORA A ; A ← A7
RLC ;Rotate left without carry
$A7 \rightarrow 10100111 CY = 0$
After rotating $\rightarrow 01001111 CY = 1$
$A \leftarrow 4FH$

Q.38 (b)

Q.39 (b)
By introducing WAIT states the microprocessor can be synchronized with slow peripherals.

Q.40 (d)
$$2^{12} \times 8 = 2^2 \times \underbrace{2^{10} \times 8}$$
$$= 4\text{kB}$$

Q.41) (b)
DMA transfer data between memory and I/O devices without the use of μP.

Q.42) (d)
WAIT states are used to interface slow peripherals to the processor.

Q.43 (c)
$$2^{24} \times 8 = 2^4 \times \underbrace{2^{20} \times 8}$$
$$= 16\text{MB}$$

Q.44 (a)
System is Reset.

Q.45 (c)
$$\text{Number of chips} = \frac{16 \times 2^{10} \times 8}{2^{12} \times 4} = \frac{2^{17}}{2^{14}}$$
$$= 2^3 = 8$$

Q.46 (d)
LDA 2003 requires 4 machine cycles: Op-code Fetch, 3 Memory read cycles.

Q.47 (b)
To get the processor out of the halt state interrupt signal can be used.

Q.48 (a)
LXI H, 2095 H ; HL ← 2095
LXI B, 8 FBFH ; BC ← 8FBF
PUSH B ; B, C will be copied into the stack
XTHL ; Exchange H, L with top of stack
H ← 8F, L ← BF Stack contains 20, 95
POP H ; Stack data will be copied into H, L. H ← 20 L ← 95
HLT ; stop

Q.49 (b)

Q.50 (a)

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

0000H – OFFF H